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This dissertation focuses on two projects. The first one is a power supply rejection (PSR) 
enhanced with fast settling time (TS) bulk-driven feedforward (BDFF) capacitor-less (CL) low-
dropout (LDO) regulator. The second project is a high bandwidth (BW) power adjustable low-
voltage (LV) active-RC 4th-order Butterworth low pass filter (LPF). 
As technology improves, faster and more accurate LDOs with high PSR are going to be 
required for future on-chip applications and systems. The proposed BDFF CL-LDO will 
accomplish an improved PSR without degrading TS. This would be achieved by injecting supply 
noise through the pass device’s bulk terminal in order to cancel the supply noise at the output. The 
supply injection will be achieved by creating a feedforward path, which compared to feedback 
paths, that doesn’t degrade stability and therefore allows for faster dynamic performance. A high 
gain control loop would be used to maintain a high accuracy and dc performance, such as line/load 
regulation. 
The proposed CL-LDO will target a PSR better than – 90 dB at low frequencies and – 60 
dB at 1 MHz for 50 mA of load current (IL). The CL-LDO will target a loop gain higher than 90 
dB, leading to an improved line and load regulation, and unity-gain frequency (UGF) higher than 
20 MHz, which will allow a TS faster than 500 ns. The CL-LDO is going to be fabricated in a 
CMOS 130 nm technology; consume a quiescent current (IQ) of less than 50 μA; for a dropout 
voltage of 200 mV and an IL of 50 mA. 
As technology scales down, speed and performance requirements increase for on-chip 
communication systems that reflect the current demand for high speed data oriented applications. 




time because the supply voltage (VDD) decreases leaving no room for conventional high gain 
CMOS structures. The proposed active-RC LPF will accomplish a LV high BW operation that 
would allow such disadvantages to be overcome. The LPF will be implemented using an active-
RC structure that allows for the high linearity such communication systems demand. In addition, 
built-in BW and power configurability would address the demands for increased flexibility usually 
required in such systems. 
The proposed LV LPF will target a configurable cut-off frequency (fo) of 20/40/80/160 
MHz with tuning capabilities and power adjustability for each fo. The filter will be fabricated in a 
CMOS 130 nm technology. The filter characteristics are as following: 4th-order, active-RC, LPF, 
Butterworth response, VDD = 0.6 V, THD higher than 40 dB and a third-order input intercept point 
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CHAPTER I  
INTRODUCTION 
 
System-on-chip (SoC) solutions have become the norm in analog circuit design. The trend 
towards miniaturization, increased integration, and reduced cost have driven circuit designers to 
integrate as many functions as possible on a single chip. This has come with stringent requirements 
in power consumption and efficiency, while performance requirements keep increasing. 
Two analog circuits, that meet all the previously mentioned requirements, are explored in 
this dissertation. These are: 1) Capacitor-less (CL) low-dropout (LDO) voltage regulators, due to 
their ubiquitous role in integrated circuits (ICs), and 2) low-voltage (LV) active-RC filters, due to 
their high performance, configurability requirements, and use of operational amplifiers (OpAmps) 
or operational transconductance amplifiers (OTAs). 
Both of them are usually found in receivers for communication systems and any other 
circuit used for applications that require signal processing and filtering. 
 
1.1 Capacitor-less Low dropout (CL-LDO) Voltage Regulators 
LDO voltage regulators are often required to provide clean and reliable voltage supplies to 
on-chip circuits. More often than not this LDOs are integrated on-chip, along with all the other 
analog circuits, to save area. They are commonly referred to as CL-LDOs because they do not use 
an external capacitor, compared to those LDOs that require an external output capacitor either for 
stability or performance. 
CL-LDOs are often required to occupy small silicon area, to use low-power, to have small 




therefore, recent advances in CL-LDOs always try achieving those goals. An introductory work to 
the terms and performance metrics on CL-LDOs can be found elsewhere [1]. 
Although, it is very hard to compare between designs, several CL-LDOs that achieve good 
performance have been published recently [2-15]. 
The proposed CL-LDO achieves high power supply rejection (PSR), small area, and good 
transient performance through a combination of several techniques, all of them which allow the 
proposed CL-LDO to be a competitive solution [16]. 
 
1.2 Active-RC Filter 
Active-RC filters are an essential part of communication systems, where high-
performance, power-efficiency, linearity, and LV environments put stringent requirements in the 
design of these circuits. 
There has been a recent trend towards analog filter’s operation using their supply voltage 
(VDD) of 0.6 V, or below, which is starting to become a very active area of research [17-21]. 
Embedded into the development of LV high-performance active-RC filters is the design of 
OpAmps or OTAs that can operate and perform at the same voltage requirements such filters work. 
Introductory literature to the mathematics and concepts of filtering can be found elsewhere [22]. 
The proposed work presents a highly-configurable high-performance power-efficient LV 
fully-differential (FD) active-RC low-pass filter (LPF) and the improved OTA required to achieve 
such performance. 
The dissertation is organized as follows. Chapter II presents background information on 
LDOs and previous works in the area. Chapter III discusses the proposed high-PSR fast settling 




V presents the proposed LV power-efficient active-RC LPF and its LV OTA. Finally, conclusions 





CHAPTER II  
LOW-DROPOUT VOLTAGE REGULATORS 
 
2.1 Introduction 
Dc-dc converters can be divided into switching voltage regulators and linear voltage 
regulators. A voltage regulator is a circuit that generates a fixed output voltage (VOUT) that remains 
constant regardless of changes to its input voltage or load conditions [23]. In voltage regulators, 
the input voltage comes from an unregulated supply voltage (VDD), which is why these two terms 
are often used interchangeably to describe the same voltage. Voltage regulators are used in portable 
systems and devices such as laptops and mobile phones; computer processing, automobile, medical 
equipment, etc.  
Linear voltage regulators can be divided into two groups: conventional regulators and low-
dropout (LDO) voltage regulators. The difference between them is the minimum amount of 
headroom, or dropout voltage (VDO), required to maintain a regulated VOUT [24]. VDO is the 
minimum voltage required across the regulator to maintain regulation [24]. LDO voltage regulators 
is the classification given to those linear regulators that have a low input-to-output differential 
voltage (VIN-OUT), LDOs usually have a VIN-OUT ≤ 0.3 V [25].  Throughout this thesis, the acronym 
LDOs is going to be extensively used to refer to LDO voltage regulators. 
Compared to switching supplies, LDOs occupy less printed-circuit board (PCB) and silicon 
area, react faster, contribute to less noise, and are cheaper. However, their efficiency is low and 
also heat dissipation becomes important when high load currents (ILs) are required. Usually when 




when powering noise sensitive applications or systems that require a small footprint and silicon 
area. 
LDOs are generally divided into two subgroups. These are capacitor-less (CL) LDOs and 
externally-compensated LDOs. CL-LDOs are those LDOs that do not require an external capacitor 
to properly function. CL-LDOs can also be internally or output compensated. Both externally-
compensated LDOs and output compensated CL-LDOs have their dominant pole at the output 
node. The difference is that externally-compensated LDOs have an external capacitor in the μF 
range, whereas output compensated CL-LDOs are designed to be stable with capacitors in the 
hundreds of picofarads. More often than not, adding a big output capacitor into an internally 
compensated CL-LDO causes the LDO to become unstable since it may have not been designed 
to tolerate high capacitances at the output node. On the other side, externally-compensated LDOs 
require a big output capacitor in order to function properly and may not work properly if no output 
capacitor, or a very small one, is connected to its output node. 
 
This chapter will describe the basic terms used to describe LDOs in general. The 
terminology is shared regardless of the compensation method used in a particular LDO. This 
chapter is divided as follows. Subsection 2 discusses the building blocks that form an LDO. The 
performance metrics are described in subsection 3. And finally, recent publications and state-of-
the-art LDOs are briefly discussed in subsection 4. 
 
2.2 Building blocks 
CL-LDOs are commonly built using a set of five blocks, as shown in Fig. 1. These blocks 




frequency compensation, and a feedback network. The CL-LDO in Fig. 1 includes load resistance 
(RL), load capacitance (CL), feedback resistors (RF1 and RF2), compensation capacitor (CM), and 
compensation resistor (RM). Miller compensation is shown as the compensation method in Fig. 1; 
however, this was for illustration purposes only and any other well-known compensation method 




Fig. 1: Conventional CL-LDO building blocks 
 
 
The EA compares VREF with the voltage from the feedback network and provides the 
adequate gate voltage for MP such that VOUT stays constant, regardless of RL or VDD. Since CL is 
usually small, and sometimes a parasitic capacitor of the load circuit, CL-LDOs usually require to 
















where β is the feedback factor. As long as the CL-LDO’s loop gain (LG) is high enough, VOUT is 
independent of VDD and only depends on VREF. 
 
2.3 LDO terminology 
This section describes the most common terminology used in LDOs. All of these terms are 
also quantities that can be measured and reported. Performance metrics usually used in the 
literature to compare LDOs among each other are described in subsection 4. 
 
2.3.1 Input-to-output differential voltage  
The input-to-output differential voltage (VIN-OUT) is the voltage difference between VIN, or 
VDD, and VOUT at which the LDO is operating in steady-state at that particular time. LDOs have a 
range of allowed VIN-OUT at which they can operate. At the lower end, VIN-OUT is limited by the 
VDO, and at the higher end it is limited by power dissipation. Even for the same LDO, these limits 
are not constant since both limits vary with IL and temperature. A higher IL increases VDO and 
decreases the maximum VIN-OUT. 








2.3.2 Dropout voltage 
VDO is the minimum required VIN-OUT for an LDO to maintain a regulated VOUT [24]. 
Although the definition of VDO is commonly used and accepted, in practice different companies 
and researchers may measure VDO differently. This comes from the fact of the loosely defined term 
“regulated” in the definition, and from the different test benches that could be used for measuring. 
Some companies may interpret a 1% error or deviation in VOUT as regulation being lost, whereas 
some other companies may use a 3 or 5 % error. Other companies determine VDO to be the voltage 
at which a further decrease in VDD also causes a decrease in VOUT [26]. Therefore, caution must be 
used when comparing two LDOs from different vendors or even different models within the same 
company. 
  
2.3.3 Quiescent Current 
The quiescent current (IQ) is the total current consumed by the LDO, excluding IL. A low 
IQ is especially important in low-power or battery operated applications were it is more likely that 
large periods of stand-by or inactive periods take place. 
 
2.4 Performance Metrics 
The most important performance metrics for CL-LDOs are: line and load regulation, line 
and load transient, noise, power supply rejection (PSR), and efficiency (η). In general, most LDOs, 
including both externally-compensated LDOs and CL-LDOs, share the same performance metrics 






2.4.1 Power supply rejection 
PSR is the ability of a voltage regulator to block or reject changes in VOUT due to 
fluctuations in VDD. This is measured over the entire frequency range of interest. This is an 
important parameter for CL-LDOs whose VDD is provided through a switching regulator, for 
systems that require high efficiency and low noise, because the switching regulator has a constant 
ripple at the switching frequency. The frequency of interest can vary and depends on the switching 
frequency of the switching regulator that precedes the CL-LDO. The PSR transfer function is 
inversely proportional to the LG, at low and mid-frequencies, and to CL and the output impedance 
after the LG has stopped providing gain. This can be expressed approximately as in (2), where ωout 
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A more detailed analysis of PSR in a CL-LDO is discussed in chapter III, subsection 2 of 
this thesis and has also been discussed by other authors [1, 27, 28]. 
 
2.4.2 Line Regulation 
Line regulation is a measure of the change in VOUT (ΔVOUT) due to a change in VDD (ΔVDD), 
and can be expressed as in (3), where LG0 is the loop gain at dc. This metric looks at the same 










   (3) 
 
Similar to PSR, which is inversely proportional to LG, a higher LG0 decreases ΔVOUT due 
to ΔVDD. Even though a low-frequency measure of PSR would give a good estimation of line 
regulation, it is still an important parameter to measure since it takes into account the EA’s 
sensitivity, and therefore the CL-LDO, to changes in its dc operating point. 
This performance metric is relevant in battery powered devices because the battery voltage 
decreases over time as it discharges. An example of a battery voltage and regulated voltage (VREG) 
over time is shown in Fig. 2. Depending on battery chemistry, age, charge and other parameters, 
battery voltages can range from 1.5 V - 0.9 V for NiCd and NiMH based batteries and from 4.2 V 








2.4.3 Load Regulation 
Load regulation is the measure of ΔVOUT due to a change in load current (ΔIL) and can be 
expressed as in (4), where ROUT is the open-loop output impedance of the CL-LDO [1]. This metric 








  (4) 
 
This metric considers the accuracy of VOUT in CL-LDOs given that IL changes depending 
on the amount of activity the load circuit has, for circuits processing large signals, or if the circuit, 
or part of it, is in stand-by or low-power mode. 
 
2.4.4 Line Transient 
Line transient measures VOUT given a step change in VDD with finite rise and fall times. It 
is also related to other metrics such as line regulation and PSR, where there is a strong correlation 
between line transient and PSR [1, 28]. Line transient, however, mainly focus on the region during 
the transient event and slightly after VDD has reached its final step value. The main importance of 
this test is that it shows how the LDO reacts to sudden changes in VDD that cannot be accounted 
for with a line regulation or PSR test. Strictly speaking, line regulation, PSR, and line transient test 







2.4.5 Load Transient 
Load transient measures VOUT given a step change in IL with finite rise and fall times, as 
shown in Fig. 3. It is also related to load regulation. Load transient, however, mainly focus on the 
region during the transient event and slightly after IL has reached its final step value. The main 
importance of this test is that it shows how the LDO reacts to sudden changes in IL that cannot be 
accounted for with a load regulation test. Strictly speaking, load regulation and load transient test 
the dc and large-signal transfer functions from IL to VOUT, respectively. Load transient is strongly 










During a load transient event, VOUT overshoots or undershoots depending on the polarity 
of ΔIL. The maximum and minimum voltages along with the settling time (TS) are the important 
points reported in comparison tables in the literature. 
A load transient test is important because it tests the LDO’s response to sudden changes in 
IL. LDOs used in very dynamic systems, where the load is switched ON and OFF or where there 
are a lot of sudden IL changes, find the information provided by this test useful.  
 
2.4.6 Settling Time 
The time it takes for VOUT to settle within a certain percentage error after a transient event 
has occurred is called settling time (TS). This is usually measured after a full load transient event 
since it is the one most likely to create the highest ΔVOUT. This metric is important in systems that 
have circuits that have low-power modes. Circuits that are powered by LDOs have their own time 
constants and reaction times. The LDO has to be able to settle within a certain error before the 
circuit it uses starts processing a signal to prevent errors from the LDO to corrupting the signal. 
As an example, let’s assume an LDO is powering an analog-to-digital converter (ADC) 
and that at the initial state the ADC is OFF or in low-power mode. Then the ADC is going to be 
required for a conversion so the system turns it ON creating a load step event in the LDO. The 
ADC was designed, assuming an ideal VDD, to have a turn-on time of 2 μs and a safety margin to 
start conversion of 1 μs, so 3 μs total. If an LDO with a long TS were to be used, the ADC would 
have different VDD values through the conversion process, creating errors in the data. To solve this 
either a faster LDO is required or more delay to start conversion is added to the ADC. From the 
LDO stand point, every active load is different and requires different specifications. Knowledge 





Noise in LDOs include thermal, flicker, and shot noise. These are intrinsic properties of 
transistors and resistors that cannot be avoided and exist even if no other disturbances are present 
in the circuit. Noise is usually reported as spectral noise density, either at one specific frequency 
or a plot across all frequencies, or as integrated output noise, usually integrated over a specific 
frequency range [29]. Assuming the frequency range is the same, integrated output noise may be 
more useful when comparing two LDOs whenever noise is an important parameter. 
The noise in a CL-LDO comes from VREF, EA, and the feedback resistors. Therefore, the 
noise in a CL-LDO can be decreased by 1) filtering VREF by using a large low-pass filter (LPF) 
between VREF and the EA [29], 2) having a large transconductance (gm) in EA’s input pair, 3) and 
by decreasing the feedback resistor’s value. The last two increase the CL-LDO’s IQ, which is 
limited by the specific application. The noise from resistors can be eliminated if the CL-LDO is 
used in unity-gain feedback configuration as proposed in [30]. The advantages and disadvantages 
of this configuration are explained in further detail in chapter III. 
 
2.4.8 Efficiency 
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where POUT, PIN, and IOUT are the output power, input power, and output current, respectively. In 
practice, for CL-LDOs, efficiency is mostly determined by VIN-OUT and IQ. Both of those terms 
have to be minimized if a high efficiency is required. VIN-OUT determines the efficiency when IOUT 
>> IQ, and ultimately, gives the best-case scenario for efficiency. When IOUT is close or equal to 
zero, then efficiency drops and becomes very small. In those cases, keeping a very low IQ becomes 
very important to extend battery lifetime. 
From the system level perspective, VOUT would come with a specific tolerance, usually in 
percentage change of nominal VOUT, which needs to be met. This tolerance includes all previous 
performance metrics described so far, along with any other temperature, offset, and errors present 
in the system [26]. A more detailed discussion on LDO’s performance metrics can be found in [1, 
26] 
 
2.5 State-of-the-art LDOs 
Current state-of-the-art CL-LDOs only achieve high-PSR [2-8], fast TS [9-12], or both but 
with high IQ [13, 14], and therefore cannot properly address the issues present in power efficient 
noise sensitive applications [16]. 
 
2.5.1 High-PSR CL-LDOs 
LDOs that target high PSR performance without adding devices in the high-power path can 
be roughly divided into four categories as shown in Fig. 4. Where VDD, VOUT, and VREF are the 
LDO’s supply, output and reference voltages; respectively, and LDO’s EA, pass device (MP), 
feedback resistors (RF1 and RF2), load resistance (RL), load capacitor (CL), and K represents a 




4a) [4-7], gate-driven feed-forward (GDFF) LDOs (Fig. 4b) [3, 31], bulk-driven feedback (BDFB) 
LDOs (Fig. 4c) [13], and bulk-driven feed-forward (BDFF) LDOs (Fig. 4d) [2]. 
GDFB LDOs (Fig. 4a) have multiple feedback loops that decrease VDD ripple at VOUT by 
increasing the regulation LG, unity-gain frequency (UGF), or both. The CL-LDO presented in [4] 
achieved a LG and UGF of 100 dB and 10 MHz, respectively, at an IL of 100 mA. However, the 




Fig. 4: LDO’s PSR enhancement approaches: (a) gate-driven feedback (GDFB), (b) gate-driven 





In GDFF LDOs (Fig. 4b) a weighted version of VDD’s ripple is injected at MP’s gate. If the 
gate’s ripple tracks the source’s ripple properly (which is connected to the VDD in a PMOS MP 
implementation), then, no ripple is introduced at VOUT by the MP’s transconductance (gm) due to a 
zero VGS. Then, the only source of VDD noise in GDFF LDOs comes from the MP’s output 
conductance (gds). The CL-LDO presented in [3] used a PSR enhancer that achieved a minimum 
of − 50 dB PSR up to 4 MHz for different IL and PVT variations with an internal capacitor of 28 
pF, which occupies significant on-chip area. The PSR enhancer itself required 24 pF. 
Bulk-driven (BD) LDOs are usually implemented using a PMOS MP. This is due to the 
easy access to the PMOS’ bulk terminal compared to NMOS, which would require a triple-well 
process for independent bulk access. In BDFB LDOs (Fig. 4c), an additional feedback path is 
introduced through the MP’s bulk terminal. A PSR of − 93 dB at 1 kHz was achieved by [13]; 
however, the CL-LDO had a low phase margin (PM) at no IL and presented oscillations during IL 
transients. Also, the maximum IL was limited to 5 mA. 
In BDFF LDOs (Fig. 4d), a weighted version of VDD’s ripple is introduced through the 
MP’s bulk terminal via a feed-forward EA. This uses the MP’s bulk transconductance (gmb) as an 
additional gain stage to cancel VDD’s ripple at VOUT. It was previously suggested in [2]; however, 
that no theoretical or experimental results were presented. BD has been used in other applications 
[18, 19, 32] successfully; therefore, we further explore this approach together with additional 








2.5.2 Fast Settling Time CL-LDOs 
Fast-TS CL-LDOs are obtained by using improved frequency compensation such as that 
found in  [9], where a damping-factor-control frequency compensation was used, or by increasing 
the available slew rate current [10-12]. 
The CL-LDO presented in [9] had the advantage of stable operation with a CL or without 
one. However, for it to be stable without a CL, it needed a minimum IL of 1 mA. The LDO achieved 
a TS = 2 μs for a 10−100 mA IL step in a 1 μs rise time. This prohibits its use in low-power circuits 
where a shutdown is used to save power during idle times. 
A CL-LDO with adaptive biasing and dynamic charging is presented in [10]. Adaptive 
biasing is used to improve the frequency response and increase the charging current with high IL. 
The dynamic charging technique used an RC network as a high-pass filter to instantly sense the 
sudden IL changes and injected additional current in the EA to quickly respond. The CL-LDO 
achieved a TS = 150 ns for a 0−100 mA IL step in a 500 ns rise time. However, the paper overlooked 
PSR, and its importance in rejecting VDD noise. Furthermore, no PSR results were shown, which 
makes it hard to compare with other implementations. 
A novel push-pull buffer stage to drive MP is introduced in [11]. The buffer stage increased 
the available slew rate current at MP’s gate, which improved the response time to sudden IL changes 
without increasing IQ. The LDO achieved a TS = 1.2 μs for a 0−50 mA IL step in 100 ns rise time. 
However, the low-frequency and high-frequency PSR were – 46 dB and around – 2 dB at 1 MHz, 
respectively. This limits the implementation when used after efficient switching dc-dc converters 
used in modern PMICs. 
In [12], a fast self-reacting CL-LDO is presented. The implementation used three fast 




LDO achieved a TS = 1 μs for a 0−100 mA IL step in 1 μs rise time. However, its PSR was − 60.6 
dB and − 39.5 dB at 1 kHz and 10 kHz, respectively. 
 
2.6 Conclusion 
LDOs are ubiquitous in current analog circuits inside system-on-chip (SoC) circuits. Their 
diverse set of performance metrics and wide-range of applications make them a must-know for 
analog circuit designers. This is because each application and load circuit would require such a 
particular set of requirements that will eventually lead to designing an LDO for every critical 
analog path in a system. 
The ever increase in complexity, density and use of integrated circuits (ICs) in every day 
applications only leads to a larger use of LDOs. Therefore, knowledge of the terminology 
discussed in this chapter proves useful, even for those not directly involved in the design of LDOs. 
CL-LDOs are often preferred in such complex and compact systems due to their lack of 
external capacitors. Current state-of-the-art CL-LDOs tend to focus on one particular metric often 
neglecting, or even worsening, others in the process. High-performance CL-LDOs used in SoC 
systems usually require several of their performance metrics to be good. The next chapter discusses 




CHAPTER III  




Power efficient system-on-chip (SoC) solutions are a vital part of state-of-the-art electronic 
devices as technology improves and more functions can be integrated on a single chip. To increase 
battery life and save energy, circuit functions inside the chip are only used when needed and remain 
off the rest of the time. An example of such functions include built-in testing capabilities for both 
analog and digital systems inside SoC solutions [33-36]. In addition, SoC solutions require the full 
integration of low-power power management integrated circuits (PMICs) [37].  
Today’s PMICs are often a combination of efficient switching dc-dc converters and low 
noise low dropout regulators (LDOs) to generate multiple clean supplies across the chip.  Due to 
stringent latency requirements and their critical performance, modern systems that contain blocks 
such as precision analog-to-digital converters (ADCs), dynamically-switched RF power amplifiers 
[38], and voltage-controlled oscillators (VCOs) require very clean and high performance voltage 
supplies [39-41]. For that reason, LDOs used in this embedded systems need to have fast settling 
time (TS) while still maintaining high power supply rejection (PSR) and low noise.  
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Capacitor-less LDOs (CL-LDOs) are preferred for SoC solutions since they can be fully 
integrated with no external components, and as a result bill of material (BoM) and printed circuit 
board (PCB) area are reduced. For CL-LDOs, the load capacitance (CL) represents the load 
circuit’s parasitic capacitance and is not required for stability purposes because an internal Miller 
compensation approach is used to stabilize the CL-LDO’s loop. Moreover, the high PSR range 
needs to include from low frequencies up to the dc-dc converters’ switching frequencies, which 
can be in the low megahertz range. SoCs also have critical blocks with a shutdown mode to save 
power and increase battery life when they are not required, which introduce load current (IL) 
changes to LDOs. CL-LDOs require fast TS to respond to quick IL changes without impacting the 
load circuit’s performance.  
 
3.1.1 Proposed CL-LDO 
The low quiescent current (IQ) gain-boosted CL-LDO with the bulk-driven feedforward 
(BDFF) supply voltage (VDD) noise cancellation technique presented herein improves PSR at mid-
range frequencies, from 10 kHz and up to 5 MHz, and achieves a fast TS by using a novel adaptive 
compensation based on IL tracking.  
The high loop gain (LG) from the main error amplifier (EA) attenuates VDD noise at lower 
frequencies. The CL-LDO presented in this chapter achieves a − 90 dB low frequency and − 64 
dB at 1 MHz PSR CL-LDO. Test results proved that the BDFF path can achieve a high frequency 
PSR improvement by 35 dB at 1 MHz and 20 dB up to 5 MHz. In addition, the CL-LDO uses a 
gain-boosted EA with an adaptive biasing buffer stage, an IL-dependent Miller compensation 




is shown in Fig. 5. These techniques, which are used to enhance the control loop characteristics at 
high ILs, help to improve LG, line/load regulation, transient performance, TS, and noise.  
Overall the MP’s size is decreased by almost 50% achieving a 62.5% gate capacitance 
reduction, as explained in subsection 4.1, and the TS is decreased by more than 60%. A fast TS of 
300 ns is achieved due to the improvements made in area and unity-gain frequency (UGF) increase. 
Furthermore, an extended CL range (0−400 pF) increases the amount of circuits that can be 
powered using the proposed CL-LDO, where CL represents the load circuit’s parasitic capacitance 
and is not required for stability purposes because an internal Miller compensation approach is used 




Fig. 5: Proposed LDO topology with MP in linear (ohmic) region and adaptive scheme. 






The chapter is organized as follows. Section 2 presents a PSR analysis for CL-LDOs. 
Section 3 discusses TS improvement approaches. Section 4 discusses circuit implementation and 
proposed techniques. Measurement results are shown in Section 5, and finally, conclusions are 
given in Section 6. 
 
3.2 PSR Analysis in Capacitor-less LDOs 
CL-LDOs are commonly built using a set of five blocks. These blocks are: a reference 
voltage (VREF), EA, MP, frequency compensation, and a feedback network. Fig. 6 shows the block 
diagram of the CL-LDO shown in Fig. 1, where the transfer function from VREF to the output 
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Fig. 6: Basic LDO block diagram 
 
 
where AEA is the EA’s low frequency gain, APT is the MP’s dc gain, β is the feedback factor given 
by RF2/(RF1+RF2) and AEAAPTβ is the loop’s low-frequency LG. In (6) and (7) the EA’s gain was 
assumed sufficiently high so that AEAAPTβ >> 1. In this case, even with variations present in VDD, 
the closed-loop regulator maintains a fixed output. Eq. (6) and (7) show that as LG increases the 
PSR improves, but noise from VREF remains constant; hence the need for a VREF with high power 
supply rejection ratio (PSRR). However, assuming a passive low pass filter (LPF) is used at VREF’s 
output [28], this VDD noise path can be neglected since it is significantly attenuated. 
The feedback network is usually a linear and frequency independent resistive divider; 
although frequency dependent feedback networks have also been used. For instance, in [5] the 
feedback network was implemented with active devices, while in [6] an additional capacitor in 
parallel with RF2 was added to increase the regulation loop’s phase margin (PM). These types of 
feedback networks attenuate the signal and thus, the CL-LDO’s LG and UGF are reduced.  
In [30], a unity-gain buffer configuration is proposed to improve closed-loop 




VOUT. An additional advantage to this approach is the savings in area and noise that are obtained 
by avoiding feedback resistors. The unity-gain buffer CL-LDO configuration makes β = 1, and 
increases the EA’s design stability constraints. 
MP can be implemented with an NMOS or PMOS device. An NMOS implementation offers 
better frequency performance when compared to PMOS [27]. However, they suffer from high 
dropout voltage (VDO) since they require a gate voltage that is higher than VOUT at the NMOS 
source. This is usually accomplished by using a charge pump (CP) to increase the supply and 
properly bias the NMOS gate. For this reason, a PMOS MP is the preferred choice in most low 
voltage applications [27]. 
For a CL-LDO with PMOS MP, the noise that couples to VOUT and limits the low-frequency 
PSR comes from four different sources [31]. Shown in Fig. 7, these four sources are 1) VREF, 2) 
finite EA PSRR, 3) MP’s transconductance (gm) and 4) MP’s drain-to-source resistance (rds). The 
EA’s contribution to PSR degradation in CL-LDOs was studied in [27], where the concept of 
Type-A and Type-B EAs was first introduced. Type-A EAs couple VDD noise to their output 
whereas Type-B EAs isolate VDD noise from their output, where examples of both are shown in 
Fig. 8. For that reason, a CL-LDO using a Type-A EA provides a high PSR at dc; however, they 
















Table 1 shows PSR at dc, PSR BW, and the main advantage points for MP and EA’s 
combinations as defined in [27]. EA is the open loop PSR (AEA,PSR) as defined in [1], and BWEA 
is the EA’s 3 dB BW. 
 
 


































Fig. 9 shows a block diagram of a basic PMOS CL-LDO as shown in Fig. 7, which includes 
the four paths that contribute to PSR degradation. Using Fig. 9, the PSR transfer function at dc 
including the four paths is given as: 
 
 
 m ds EA m EA,PSR m OUT
DC




  (8) 
 
where ROUT = rds//RL is the total impedance seen at VOUT and AEA,PSR≈1 or 0 [1]. To achieve a high 
PSR, (8) needs to approach zero. This can be achieved by increasing LG or by decreasing the terms 
in the numerator. Increasing LG is the favored option since it comes with additional improvements 
to line/load regulation and transient [1] at the expense of extra IQ. However, as technology scales, 
the intrinsic gain of transistors decreases, and high gain stages are harder to obtain. For CL-LDOs, 
high gain and UGF are necessary to improve the PSR at high frequencies. The CL-LDO’s required 
UGF to maintain good PM ultimately limits the high frequency PSR. In the end, if PSR 
improvement is desired, then VDD’s noise paths have to be cancelled or greatly attenuated. In this 
work a feed-forward path is used to achieve high PSR without altering the CL-LDO’s loop stability 
while adaptively keeping a low IQ relative to IL. 
 
3.2.1 PSR Analysis of Bulk-Driven Feed-Forward (BDFF) LDO 
The two techniques used to improve PSR are gain-boosting around the main EA and a 
BDFF supply noise path, which improve the PSR as shown in Fig. 10. The BDFF coefficient can 




sketch No. 4, or PSR BW, PSRBW, as illustrated in Fig. 10 sketch No. 3. A detailed PSR analysis 




Fig. 10: CL-LDO’s conventional PSR (sketch No. 1), CL-LDO’s improved PSR with gain-
boosting (sketch No. 2), CL-LDO’s improved PSR with gain-boosting and BDFF optimized for 
PSR BW by using (19) (sketch No. 3), CL-LDO’s improved PSR with gain-boosting and BDFF 
optimized for low-frequency PSR by using (14) or (15) (sketch No. 4). Reprinted from [16] 
 
 
One of the proposed technique’s goals is to enhance the CL-LDO’s PSR. Thus, decreasing 
the terms in the numerator of (8) is very important. After assuming VREF has been properly low-






 m ds EA,PSR m OUT
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     Type-B EA [1] 
(11) 
 
where if designing a Type-A/Type-B EA, the designer can use AEA,PSR≈1 or 0 [1], arriving to the 
results shown in (10)-(11). Note that AEA,PSR exact value depends on EA’s transistor-level 
implementation.  
To improve PSR, the proposed feed-forward approach tries to cancel the terms in the 
numerator of (9). Fig. 4d shows the CL-LDO’s system-level architecture with the BDFF technique. 
The feed-forward signal at MP’s bulk is a weighted version of VDD multiplied by a feed-forward 
coefficient, K. The BDFF CL-LDO’s small signal model is shown in Fig. 11, and (12) shows the 
PSR transfer function, derived in the appendix A, where gmb, Cgs, and Cgd are the MP’s bulk 
transconductance, gate-source capacitance, and gate-drain capacitance, respectively, and roA is the 
main EA’s output impedance.  
It has been assumed that the main EA acts as a type-B EA, which is explained in detail in 
subsection 4.2, and that the feed-forward coefficient circuit has a low enough output impedance to 
push MP’s parasitic capacitances located at the bulk node to frequencies beyond the CL-LDO’s 
UGF, as explained in more detail in subsection 4.6. The low-frequency PSR, poles and zeros are 
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Fig. 11: Bulk-driven feed-forward (BDFF) CL-LDO’s output stage PSR small signal model. 





The system’s poles can be found in the PSR formula and can be used to determine system’s 
stability. It can be seen from the denominator of (12) that the BDFF technique does not affect the 
closed-loop poles’ location or the system’s stability, which is a general advantage of feed-forward 
techniques compared to feedback techniques.  
The bulk modulation technique presented in [13] uses a feedback path through MP’s bulk 
terminal, which presents additional stability concerns due to its feedback nature. The idea proposed 
herein also uses the bulk terminal but with a feed-forward implementation, which as shown in (12) 
does not affect stability. Another difference is that the proposed BDFF only applies the required 
feed-forward coefficient to improve PSR, whereas in [13], the feedback includes the EA’s full dc 
gain. 
It can be seen from (13) that a tradeoff exists between PSR BW and low-frequency PSR 
attenuation, as ΔK decreases PSRDC improves but the second zero, ωz2, moves towards lower 
frequencies. If the ideal KDC were to be used the PSRDC magnitude would be zero with ωz2 moving 
to the origin. This is conceptually shown with sketches No. 3 and 4 in Fig. 10, where a higher low-
frequency PSR would sacrifice PSR BW. The ideal and implemented K for this design and design 
tradeoffs are further addressed below. 
To maximize PSR improvement, (14) shows the required ideal feed-forward coefficient, 
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where APT and χ are the MP’s intrinsic gain and threshold voltage (VT) rate of change with bulk-
to-source voltage (VBS) as defined in [42], respectively. As shown in (14)-(15), the ideal KDC 
needed for perfect cancellation at low-frequencies could range between 3 ~ 5 depending on MP’s 
size, technology, and CL-LDO’s maximum IL. This feed-forward coefficient is higher compared 
to gate driven feed-forward techniques because gmb is smaller than gm. 
Traditional feedforward gate driven techniques, where the feedforward is introduced in 
MP’s gate, require a smaller feedforward gain because the feedforward coefficient is divided by 
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(16) 
 
However, in the proposed technique the feedforward is introduced through MP’s body/bulk 
which modifies the feedforward gain to those given in (14) and (15). These are higher because the 
body transconductance (gmb = χgm) is lower than gm. A more realistic scenario can be expressed as 
(17), where a real gain coefficient (KR) with an additional gain error (ε), given by KR=KDC ±ε, is 











PSRDC from (9) has now been reduced to (17) which depends on the product of ε and gmb 
and is significantly smaller than the numerator in (9). More importantly, an additional degree of 




parameter to improve PSR, with the BDFF technique, ε can be used to improve PSR without 
affecting the CL-LDO’s loop, PM, or UGF. To get more insight, (17) can be further simplified by 
assuming LG is higher than one, using (14) and the fact that gmb/gm is typically between 0.1 and 
0.3 [42]. The proposed BDFF LDO’s PSRDC magnitude, as expressed in (18), only depends on the 














Assuming LG has been fixed for a given PM and UGF, (18) can be used to determine the 
required error that meets the target PSRDC specifications. It can also be observed, in (18), that a β 
=1 maximizes the CL-LDO’s PSR. 
An important tradeoff between low-frequency and high-frequency PSR can be seen by 
analyzing the feed-forward’s effect from the PSR formula in (12).  From the numerator, or zeros, 
it can be seen that as K approaches KDC, the second zero is moved to lower frequencies. At the 
ideal KDC, the zero is pushed all the way to the origin. This combined together with the low-
frequency EA pole, which appears as a zero in the PSR, starts degrading the PSR gain at – 40 
dB/decade if the optimal value of KDC is used. The ideal and implemented K for this design and 
design tradeoffs are further addressed in subsection 4.4. 
Shown in Table 2 are the PSRDC for all Type-A, Type-B and proposed BDFF LDOs. Type-
B EA’s PSRDC is inversely proportional to the LDO’s AEAβ product, while Type-A EAs further 










Fig. 12: PSR improvement versus gain error (ε) in percentage 
 
 
PSRDC with the proposed CL-LDO depends on the error between ideal and real feed-
forward coefficients, i.e. ε, and the CL-LDO’s AEAβ product. As long as the proposed CL-LDO 
tracks the ideal feed-forward coefficient across IL, the PSRDC is closer to zero compared with either 
Type-A or Type-B. Fig. 12 shows the PSR improvement versus ε in percentage for the proposed 

























0 1 2 3 4 5 6





path. Fig. 13 compares the simulated PSRDC for the conventional and proposed CL-LDO with all 
the PSR improvement techniques being used. 
In order to maximize PSRBW instead of PSRDC, the zero introduced by the BDFF technique 
needs to create a complex conjugate pair in the PSR transfer function. This condition occurs when 
K is given by (19), which is derived in the appendix A, and is smaller in magnitude to KDC required 
to maximize PSRDC. Therefore, as shown in (14) or (15) and (19), two choices are possible with 
the proposed feed-forward technique. These are either to maximize the low-frequency PSR, 
PSRDC, by using KDC, or to maximize the PSR BW, PSRBW, by using KBW.  
Fig. 14 shows a simulation plot of PSRDC and PSRBW versus K. The two different points 
can be observed, as K is increased, the PSRBW achieves its maximum at K = 2.5, whereas the 
maximum PSRDC is achieved at K = 4. A tradeoff exists since only one of these PSR 
characteristics, PSRBW or PSRDC, can be maximized. In this paper, PSRBW was maximized, by 
implementing KBW, instead of PSRDC. 
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Fig. 13: Conventional versus BDFF CL-LDO’s simulated PSRDC versus IL. VDD = 1.2 V, VOUT = 




Fig. 14: CL-LDO’s PSRDC magnitude (dashed line) and PSRBW (solid line) versus K. VDD = 1.2 





From the previous discussion, all system level parameters for a given PSR can be 
determined for the proposed BDFF technique. An additional advantage of BDFF is that it requires 
a smaller MP size for the same IL specification as mentioned in [43]. This decrease in size is 
obtained since forward body bias reduces the effective VT of a PMOS device. 
 
3.3 Settling Time Improvement 
The response time of an LDO is inversely proportional to its UGF and slew rate 









  (20) 
 
where Δt1, Cgate, ΔVgate, and ISR are the response time, MP’s gate capacitance, voltage variation at 
Cgate, and available slew rate current at MP’s gate, respectively. To decrease TS, Δt1 needs to be 
reduced which requires an increase in both the LDO’s UGF and ISR. Similar behavior can be 
expected in a CL-LDO. 
To achieve a high PSR, CL-LDOs need to have a high LG at frequencies where good PSR 
is desired. Conventional CL-LDOs use multiple gain stages in order to achieve the required LG. 
However, additional gain stages introduce additional poles that limit the maximum UGF and 
complicate compensation. A low UGF increases the CL-LDO’s TS, therefore limiting the speed at 
which the CL-LDO would react to sudden IL changes that are common in efficient SoCs.  
For CL-LDOs, where the internal pole is always dominant, the maximum UGF is limited 




45° and 60° PM are given by (21) and (22), respectively, where ROUT is the CL-LDO’s output 
impedance and λ is the channel length modulation coefficient. The maximum UGF is limited by 
the minimum IL and the maximum CL. Assuming a conventional two-stage CL-LDO, the CL-
LDO’s TS for 1% error and PSR versus current is shown in Fig. 15. This shows a tradeoff between 
maximum PSR and UGF for the design of low IQ CL-LDOs. For those reasons, a low IQ and high 
performance CL-LDO may require the ability to track changes in IL and adjust its compensation 
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To compensate CL-LDOs, a dominant pole (ωD) is placed inside the EA, i.e., using Miller 
compensation, such that at the lowest IL, the CL-LDO remains stable. However, as IL increases, 
ωout is pushed to higher frequencies, but the CL-LDO’s UGF remains constant. This approach 
sacrifices faster TS to preserve stability. To reduce TS, a technique that increases UGF while 
increasing IL without sacrificing PM and consuming minimum additional IQ is desired. 
Conventional approaches to improve a CL-LDO’s TS include fast path amplifiers [12] or adaptive 
bias techniques [10, 11] that only work during an IL transient step. 
The second term in (20) can be reduced by increasing the available current to charge and 
discharge MP’s gate. However, this comes at the price of increasing IQ which reduces efficiency. 
An EA with an adaptively bias output stage that increases (decreases) ISR as IL increases 
(decreases) is a good approach to minimize the second term in (20) since its impact on efficiency 
is negligible. Both implementation techniques to decrease TS are described in subsection 4.3.  
Another improvement to TS is obtained by increasing the discharge current during a 
negative IL transient, i.e., from 50−0 mA step. In conventional CL-LDOs, with feedback resistors, 
the resistors help to discharge IL during a negative IL step. Because the proposed CL-LDO avoids 
the use of resistors it needs an additional discharge path to ground. In this CL-LDO an NMOS 
connected to the output is used for that purpose. A fast comparator determines the turn-on point of 
the NMOS such that it discharges IL to ground only during a negative load step, 50-0mA, when 
this discharge current is needed to achieve fast TS. During a positive load transient, from 0 to 
50mA, and during steady-state operation, the comparator does not trigger and does not affect 







Fig. 16: Comparator’s discharge path transistor-level implementation 
 
 
Where α < 1 is used to introduce an intentional offset that prevents the comparator from 
triggering during unwanted conditions or due to systematic offsets or mismatch after fabrication. 
The comparator measures the voltage difference between VOUT and VREF, and triggers transistor 
MC4 to discharge CL until the difference between VOUT and VREF is made small. 
To improve TS in the proposed CL-LDO, with minimum power penalty, three techniques 
were used. The first one is to design MP in the linear region instead of saturation at high ILs. This 
decreases MP’s area therefore decreasing Cgs and Cgd. It also decreases MP’s rds, which pushes ωout 
to higher frequencies, both of these effects improve TS. This comes at the price of a reduced LG 
because an MP working in linear region has less gain compared to an MP in saturation.  
The second technique is to use bulk-bias (BB), BB decreases the effective MP’s VT, which 




linear region is a decrease in PSR. The two techniques that are used to improve PSR are gain-
boosting and a BDFF supply noise path, which conceptually improve PSR as previously shown in 
Fig. 13. Another drawback is that the main EA’s output swing now needs to accommodate for the 
increased voltage swing required at MP’s gate due to the gain reduction by operating MP in linear 
mode. Even though the EA used in this work is not a high-swing EA, due to the source follower 
buffer stage, a smaller MP is still obtained, compared to a saturation mode MP, as results shown in 
Table 3. In this work, the reduction of MP’s size was ultimately limited by the EA’s output swing. 
 
 




The third technique is a novel adaptive Miller compensation approach based on IL sensing. 
For CL-LDOs, where the internal pole is always dominant, the maximum UGF is limited by the 
non-dominant pole, ωout, which is IL dependent. For low IQ CL-LDOs, the maximum UGF is 
limited by the minimum IL and the maximum CL as previously shown in (21). Eq. (22) shows that 
as IL increases, the maximum UGF can also be increased without sacrificing PM, and hence, the 
CL-LDO’s TS is also reduced.  
The approach used in this paper is to adaptively increase the UGF, as IL increases, by 




requires additional switches and a current sensing circuit to control CM and therefore adjust the 
UGF. The ILs at which CM was increased or decreased were selected to maintain a PM>60° at 
maximum CL. Therefore, by decreasing CM the UGF is increased, improving the CL-LDO’s TS 
with minimum power overhead. As shown in Fig. 17, these three approaches decrease TS compared 
to a conventional CL-LDO. As discussed further in subsection 4.3, the additional power and area 








3.4 CL-LDO’s Circuit Implementation 
The CL-LDO’s main loop and main EA’s transistor-level implementation is shown in Fig. 




Miller compensation network, and an MP. A detailed description of the different blocks is given 








3.4.1 Pass Transistor with Bulk-Bias 
MP’s size represents a significant portion of the CL-LDO’s area. It is designed to handle 
the maximum IL at low VDO to maximize efficiency. MP’s larger size must accommodate an 
increasing area and Cgate, thereby decreasing transient performance. To improve all the previously 
mentioned drawbacks, two techniques for area reduction are used to design MP in this work. One 
is to design it to work in the linear (ohmic) region, such as in [9, 11], which decreases the area 




swing requirement in the main EA. To tackle these issues, a gain-boosting technique, described in 
subsection 4.2, was used along with bulk-biasing. BB decreases the effective MP’s VT, which 
allows a lower gate voltage to achieve the same IL. This translates to a smaller MP size for the same 
IL or more IL for the same size [43]. 
Table 3 shows the improvement in area and capacitance by using a bulk-biased MP in linear 
mode compared to one in saturation. Compared to an MP designed in saturation, the linear mode 
MP’s size is decreased by almost 50% achieving a 62.5% gate capacitance reduction. MP was 
designed for a VDO = 73.2 mV, for a 1% error in VOUT, and a maximum IL = 50 mA. However, 
testing was performed with an input-to-output voltage differential (VIN-OUT) of 200 mV. The final 
MP’s W/L size was 2.34 mm/120 nm. From postlayout simulations, the extracted gate capacitance 
is ~4.5 pF at 50 mA IL. 
 
3.4.2 Main Error Amplifier 
The EA used inside CL-LDO regulators needs a high gain to keep a precise track of VREF, 
despite variations in VDD and IL. In addition, due to the small CL, CL-LDOs need a high UGF to 
be able to respond to fast IL changes without significant variation in VOUT and with fast TS. For 
these reasons, high gain and UGF are required; however, these two characteristics conflict with 
each other.  
Modern technologies with lower intrinsic gain demand the use of multiple stages to achieve 
the required CL-LDO’s gain. The drawback of additional stages is the limit in the achievable UGF 
with a sufficient enough PM. Gain boosting [44] is a technique that combines the high-frequency 
behavior of a single-stage OpAmp with the high dc gain of a multi-stage design. This technique 




compensation and limit the CL-LDO’s UGF. By improving the main EA’s gain, the PSR is also 
improved, as previously shown in sketch No. 2 in Fig. 10.  
The EA consists of a gain boosted NMOS folded cascode with a buffer stage to push the 
pole at MP’s gate to higher frequencies. A cascode bias tail current source, formed by M1 and M2, 
is used for the input diff. pair, Min, while M3, M4, M5, and M6 form the folded structure. The gain-
boosted EA is shown in the left side of Fig. 18, where EA1-EA4, which are implemented with 
single stage diff. pairs with active current loads, work as auxiliary EAs performing the gain-
boosting around M4 and M5. The contribution of VDD noise from EA1-EA4 into the NMOS folded 
cascode stage is negligible and they can be ignored for PSR analysis purposes. EA1 and EA2 are 
PMOS diff. pairs with NMOS active current loads which, in terms of PSR, behave as type-B EAs. 
EA3 and EA4 are NMOS diff. pairs with PMOS active current loads which, in terms of PSR, 
behave as type-A EAs [27]; however, because they are in closed-loop, their VDD noise is decreased 
by their LG. The NMOS folded cascode, shown in Fig. 18, behaves as a type-B EA, at low-
frequencies, as explained in [27].  As frequency increases, node Vo1, in Fig. 18, which is a high 
impedance node by design, creates a low-frequency pole with the multiplied CM given by 
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where ROUT1, A0,EA2, A0,EA4, ABuff, gm5, gm4, ro3, ro4, ro5, ro6, and rin are the impedance at node Vo1; 
EA2’s, EA4’s, and Buffer’s dc gain; M5’s and M4’s transconductance; and M3’s, M4’s, M5’s, M6’s, 
and Min’s output impedance, respectively. This low-frequency pole shunts VDD noise to ac ground 




The PMOS buffer stage also behaves as a type-B because the noise injected through MB1’s 
impedance is injected into a low impedance node formed by MBuff’s source, whose PSR BW is 
equivalent to MBuff’s BW, which lies beyond the CL-LDO’s UGF. For these reasons, when it 
comes to PSR the main EA as a whole, including the effect of EA1-EA4, behaves as a type-B EA.  
The simulated transistor-level gain-boosted EA, including the auxiliary EAs and buffer 
stage, PSR behavior is shown in Fig. 19, where the PSR with and without the auxiliary EAs’ noise 
contribution is shown. Fig. 19 validates the previous assumptions made that the auxiliary EAs’ 
noise contribution to PSR is minimal and can be neglected. A close to −40 dB of attenuation up to 
10 MHz is observed for the main EA, which validates the previous assumption of a type-B 




Fig. 19: Main EA’s simulated PSR with and without noise in auxiliary EAs. VDD = 1.2 V. 







Fig. 20: Simulated CL-LDO’s LG and phase, with adaptive Miller circuit, at different ILs. VDD = 
1.2 V, VOUT = 1 V. Reprinted from [16] 
 
 
The simulated CL-LDO’s LG and phase for minimum and maximum IL and CL are shown 
in Fig. 20. The effect of the adaptive Miller compensation, explained in subsection 4.3, is shown 
as the UGF is pushed at high frequencies for high ILs without compromising the CL-LDO’s 
stability. At high IL, ωout is pushed to very high frequencies and CL has less impact on UGF and 
PM, as seen in Fig. 20, where the worst stability condition occurs at the maximum CL. At IL = 50 
mA, the LG and UGF are 97 dB and 24.7(25.16) MHz, respectively, for a CL of 400(20) pF. At IL 
= 20 µA, the LG and UGF are 109 dB and 0.62(1.32) MHz, respectively, for a CL of 400(20) pF. 
It can be observed that at a small IL the UGF and PM change more significantly than at higher IL. 
At high IL, the worst stability condition occurs at the maximum CL; however, for small IL both 




The NMOS folded cascode consumes a total of 8 μA, and the additional gain-boosting 
EAs, E1-E4, consume 2 μA each. The LDO’s regulation voltage was set to 1 V for a nominal VDD 
of 1.2 V. 
 
3.4.3 Compensation and Buffer Stage 
The IL-dependent ωout may interact with the CL-LDO’s internally created dominant pole 
(ωD) causing complex poles to degrade PM [45]. The proposed adaptive Miller compensation 
prevents the IL-dependent ωout to interact with the CL-LDO’s ωD, hereby avoiding instability 
problems while still maintaining a high UGF. To maximize the CL-LDO’s loop performance, an 
adaptive Miller compensation scheme was used, as shown in Fig. 18.  
At low IL, when ωout is located at low frequencies, an 8.4 pF CM creates a ωD at the first 
stage’s output. However, as IL increases and ωout moves to higher frequencies, the proposed CL-
LDO’s UGF can also be increased which would improve the CL-LDO’s PSR and TS, while 
keeping the CL-LDO’s ωD internal. This effect is achieved by decreasing CM, which sets ωD due 
to the Miller effect, thereby increasing the CL-LDO’s BW and UGF. The adaptive Miller is 
achieved by sensing IL using a sense transistor, and using an ON/OFF switch to control CM and 
RM.  
The current sensing circuit, as shown in the lower right red-dashed box of Fig. 18, is used 
to copy a scaled version of the MP’s current, where MPSense is an MP’s scaled version. A cascode 
transistor, MC, with a dedicated loop provided by EA5 tracks VOUT to decrease the channel-length 
modulation error in the replica current. This tracking is required because MP operates in the linear 
region and is subject to a strong channel-length modulation effect, compared to an MP in saturation 




However, the sense current circuit’s speed is not important since it only needs a low-frequency 
tracking of VOUT to determine the threshold to trigger the circuits that follow. For that reason, the 
EA5’s BW does not need to be high and can be designed with low IQ. The current sensing EA, 
EA5 in Fig. 18, consumes 2 µA.  
The switching points were selected at around 1 and 27 mA of IL, via VSense, which is the 
voltage across RSense in Fig. 18. The first switching point, at IL = 1 mA, was selected to coincide 
with the BDFF circuit’s turn ON trigger level, which allowed to recycle the same detection 
circuitry for both switching compensation and turning ON the BDFF circuit, more on the BDFF 
circuitry in subsection 4.6. The second point, at IL = 27 mA, was determined based on worst-case 
process and corner simulations as a safe point where ωout, non-dominant in the proposed CL-LDO 
and assuming a worst-case load of CL = 400 pF, is no longer having an impact in the CL-LDO’s 
PM. It is at this point where CM can be safely decreased to increase the CL-LDO’s UGF to improve 
TS and PSR performance. 
Capacitor and resistor banks are controlled to select the proper compensation values for 
that particular IL region. The inverter gates that control the adaptive Miller compensation, in Fig. 
18, have their turn-on slew rate controlled via a fixed current. This prevents glitches in the CL-
LDO’s transient response due to fast changes in CM’s value. The three compensation steps for low 
(IL < 1 mA), medium (1 mA < IL < 27 mA), and high (27 mA < IL) currents are CM = 7.4 pF and 
RM = 21 kΩ, CM = 0.8 pF and RM = 5.25 kΩ, and CM = 0.2 pF and RM = 5.25 kΩ, respectively. 
The approximated poles and zeros are given in (24)−(28), where Ro1, RoB, CB, and gmB are the first 
and buffer stage’s output impedance, buffer’s parasitic capacitance and transconductance, 




The complex pole movement can be explained as follows: At small currents the right hand-
side root is smaller than the time constant associated with the Miller compensation; however, as IL 
increases, it becomes more dominant and creates a complex pole pair. The root locus as a function 
of IL is shown in Fig. 21, where the Miller compensation switching point’s effect is included. Due 
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Fig. 21: Bulk-driven feed-forward LDO pole/zero movement versus IL including the effect of 
adaptive compensation switching (CL = 400 pF). Reprinted from [16] 
 
 
The CL-LDO maintains stability across the entire IL (20 μA − 50 mA) and CL (0−400 pF) 
ranges. Due to the unity-gain configuration, the minimum IL, which cannot be zero, is set by the 
external load and its leakage current. 
The requirement for the buffer stage formed by MBuff1, MBuff2, MB1, and MB2 in Fig. 18, is 
to push the pole at MP’s gate, when needed, beyond the CL-LDO’s UGF in order to have minimum 
phase degradation without spending too much IQ. Because the adaptive Miller compensation 
decreases and increases the loop’s UGF at low and high IL, an efficient buffer should also be able 




18, is also used to control the buffer stage’s IQ. The buffer consumes 8 (16) μA in the low (high) 
power mode. Due to these adaptive schemes, both in the Miller compensation and buffer stage, the 
CL-LDO’s UGF increased from 620.5 kHz to 24.7 MHz, a 40x increase, while keeping a minimum 
PM of 57° for a CL of 400pF. 
 
3.4.4 PSR Feed-Forward Circuit 
The feed-forward coefficient, K, is implemented with a non-inverting amplifier 
configuration.  For the proposed BDFF, there are two K values that optimize either PSRDC, using 
(14) found to be KDC = 4 through simulation, as shown in Fig. 14, or PSRBW, using (19) found to 
be KBW = 2.5 from simulation, as shown in Fig. 14. In the proposed design, priority was given to 
optimization of PSR BW by implementing a feed-forward coefficient of 2.5. This is due to the 
tradeoff that exists between gain and BW for the feed-forward technique and its effect on PSR 
improvement as explained previously in subsection 2.1. This suboptimal gain coefficient has 
minimal impact on the proposed CL-LDO’s performance due to the fact that the low-frequency 
PSR is sufficiently high due to the main EA’s LG.  
Fig. 22 shows the proposed feed-forward circuit, where a resistor (RDC) and constant 
current source (IDC) are used to generate a fixed dc level shift from VDD, where the ac gain is 
determined by the voltage divider between the output resistance of IDC and RDC. This sets the bulk’s 
terminal dc level to a fixed potential that is lower than VDD so that gmb can be used. Based on the 
results presented in [13], and to limit leakage current through the body diode, the dc forward bias 











Process variations around the dc level shift block create a voltage dependence on the 
absolute value of both RDC and IDC. These variations affect the feed-forward path’s performance 
both in terms of PSR and reliability to guarantee that the bulk-to-source diode never turns on. An 
additional low-frequency control loop, shown in Fig. 23’s left side, was used to set the current and 







Fig. 23: Bulk-driven feed-forward dc level shift control loop 
 
 
IDC is created with a negative feedback loop created around transistor MDC1. The feedback 
loop replicates the 0.4 V reference connected to the EA’s positive terminal to MDC1’s source, where 
RDC converts this voltage to a constant current. The two resistors, named RDC in Fig. 23, have the 
same value, are matched in layout, and the current through them is the same independently of 
RDC’s absolute value or VDD. This creates a constant voltage drop across the upper resistor, which 
is then used to feed the positive terminal of the feed-forward error amplifier (EAFF), shown in Fig. 
22.  
IDC’s output impedance, as shown in Fig. 24, is higher compared to the upper RDC resistor, 
which makes VDD’s ac gain, given by the voltage divider, approximately one. The right-side of 
Fig. 23 shows the EA used in IDC’s implementation. EA7 is implemented by a two-stage Miller 
with PMOS input pair, where due to the topology and closed-loop operation, no additional VDD 







Fig. 24: Complete BDFF circuit implementation with dc level shift and feed-forward gain 
coefficient. Reprinted from [16] 
  
 
The IDC circuit consumes a total of 6 µA where the EA consumes 2 µA, the RDC resistors 
have a value of 100kΩ and the current through them is 4 µA. In addition, this BB dc level also 
allows for a decrease in MP size, for a given maximum IL and gate voltage, due to the lower 
effective VT. Resistors R2 and R1 set the non-inverting amplifier’s ac gain. Eq. (29) can be obtained 
by equating the amplifier’s closed-loop non-inverting gain and the desired gain given by (19). 
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To provide more insight into the design parameters, (30) was obtained using small signal 
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where λP, IDS,P, μp, Cox, and χ are channel length modulation effect, MP’s current, hole mobility, 
oxide capacitance and VT’s rate of change with bulk-to-source (VBS) voltage as defined in [42], 
respectively. From (30), it can be seen that the first term depends only on VBS while the other terms 
also depends on MP’s current, parasitic capacitances, and VBS combined.  
A unique KDC or KBW maximizes the CL-LDO’s PSR dc gain or BW for a given IL. 
However, even if KDC or KBW deviates from the ideal one, the PSR is improved as previously 
shown. This is shown mathematically in (12), where it can be seen that a smaller than the ideal K 
decreases VDD noise. Fig. 12 shows the PSR improvement as a function of error between the ideal 
KDC and the implemented K, similar assumptions could be made about the optimal BW by using 
KBW as shown in Fig. 14.  
For some applications, the PSR obtained across the IL range with a fixed feed-forward 
coefficient might suffice. This can speed and relax circuit design at the cost of sub-optimum PSR. 







3.4.5 Current Tracking Circuit 
The optimal KDC and KBW coefficients needed to maximize PSR dc and PSR BW are given 
by (14) and (19), respectively. However, it was proved in previous analysis that this gain needs to 
be dynamically modified since it depends on MP’s current. The modified version of R2 in Fig. 22 
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where the ratio of (R2+rff)/R1 tracks the VBS and current dependent relation given in (30), 
respectively. 
The variable resistor (rff), implemented by a PMOS operating in the ohmic region, needs 
to be biased by a current sense circuit that tracks first-order changes in IL to adjust K accordingly. 
The CL-LDO’s output current needs to be sensed and transformed to voltage. This voltage is then 
used to control MFF’s gate potential making it behave as an output current dependent variable 
resistor.  
The current-to-voltage conversion could be achieved by a resistor, which provides a linear 
and simple solution. The resistor needs to be substantially large to be able to convert low currents 
into a discernible voltage. However, a big resistor creates headroom problems when high output 
currents are being demanded from the CL-LDO. The CL-LDO’s IL range, from 0-50mA, makes it 
harder for a resistor based sensing technique to work reliably.  
Another approach is to use a diode-connected transistor. This removes the headroom 




component to the current-to-voltage conversion. To save area, the diode-connected transistor 
approach was used for this implementation. The first-order relation between voltage and current 












VV   
(32) 
 
where VDS, IL, N, WN, LN, VTN, and μn are drain-to-source voltage, output current, current replica’s 
size ratio; NMOS transistor’s width, length, VT, and electron mobility, respectively. Then, VDS can 
be used as a voltage that contains information of MP’s current.  
It can be observed from (30) and (32) that the nonlinear dependence on the current can be 
used as an advantage since the ideal feed-forward coefficient also has a nonlinear dependence on 
the output current. However, care must be exercised since both nonlinear dependences relate to 
PMOS and NMOS parameters that do not track each other. These nonlinear dependences between 
NMOS and PMOS are inevitable due to the current tracking implementation; however, their 
impact can be reduced. To decrease these process and second-order effects, long channel lengths, 
eight times LMin, were used for both PMOS and NMOS transistors in question, MFF and M2 in Fig. 
24, respectively.  















where VREF is the dc reference voltage chosen for the PMOS MP’s VBS. Using (32), (33), and 









  (34) 
 
where VDS,satNMOS is the diode-connected transistor’s saturation voltage given in the second term 
of (32).  
The dynamic range of resistor R2, R2a+rff as shown in Fig. 22, is from 8.8 kΩ to 7.4 kΩ, 
where the fixed resistor’s value is 6 kΩ and rff varies from 1.4 kΩ to 2.8 kΩ across IL. The complete 
feed-forward implementation is shown in Fig. 24, it includes the dc level shift circuit explained in 
subsection 4.5, EAFF explained in subsection 4.6, and a current sense circuit similar to the one 
explained in subsection 4.3.  
The current tracking circuit introduces additional noise through MPSense that is transformed 
to voltage by M2 and injected into MFF’s gate. This noise is attenuated by M2’s diode configuration 
and by EAFF’s LG. This is shown in Fig. 24, where MC’s body effect was ignored and EA6’s gain 
was assumed higher than one and its VDD noise was neglected because its closed-loop 
configuration attenuates it. Although this noise is attenuated by the diode configuration of M2 and 
by EAFF’s LG, it may pose a limit in the maximum improvement that could be achieved at low-
frequencies if values close to the ideal KDC coefficient were to be used. Implementations, like the 
one proposed here, where KBW is used to maximize PSRBW are not as sensitive to this effect 





3.4.6 Feed-Forward Error Amplifier 
EAFF’s transistor-level implementation is shown in Fig. 25 and was implemented using 
an NMOS folded cascode and a buffer stage. The buffer stage was used to drive the MP’s bulk-
to-substrate capacitance. A cascode bias current source, formed by M1 and M2, is used for the 
input diff. pair, MinFF, while M3, M4, M5, and M6 form the folded structure. 
The dominant pole is located at the folded cascode’s output, where CC and RC form a 
pole zero pair to improve stability. The buffer stage is formed by MB1 and MB2. EAFF’s buffer 
stage was designed to have a low output impedance to push MP’s bulk capacitances to high 
frequency. Fig. 26 shows the feed-forward path’s small-signal model including MP’s bulk 
capacitances. The small signal transfer function is given by: 
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Eq. (35) is used to determine the simplified feed-forward path’s transfer function shown in 
Fig. 26, where it has been assumed that VOUT and VoB are ac ground to determine the transfer 
function from VDD to VB. EAFF requires a low output impedance to push its closed-loop BW 
beyond the CL-LDO’s UGF to achieve the desired PSR improvement. Beyond EAFF’s closed-loop 
BW, the feed-forward becomes a function of the capacitor divider formed between CSB and the 
sum of all bulk capacitances. The EAFF’s closed-loop BW, including the loading effects of MP’s 
bulk related parasitic capacitances, was designed to be around 32 MHz, which puts it beyond the 
CL-LDO’s UGF plus some margin, which is located at 25 MHz. 
With the exception of the gain boosting technique, EAFF uses the same architecture as the 
main EA so when it comes to PSR, it acts as a type-B EA. At frequencies higher than EAFF’s UGF, 




compared to its source. Additional noise was injected to EAFF through the RC compensation, 
which was referenced to VDD instead of ground. This has no effect on EAFF’s stability and the RC 
network is determined solely on EAFF’s required closed-loop stability.  
In scenarios where PSR is not critical or when IL is smaller than 1 mA, EAFF is turned off 
creating a low IQ mode that decreases IQ and extends battery life. A MOSFET switch, not shown 
in Fig. 25, connects MP’s bulk terminal to VDD during low-power mode. EAFF’s ON/OFF state is 
determined by the same current sensing circuit that controls the adaptive Miller compensation 
below 1 mA. During normal operation EAFF consumes 58 μA when VDD = 1.2 V. 
The feed-forward technique, shown in Fig. 24, relies on a fixed dc voltage that tracks VDD. 
However, in reality, this voltage would vary since it depends on errors introduced by resistor 
mismatch and EA7’s offset. Fig. 27(a) shows PSR improvement’s corner simulations at different 
temperatures and ILs, and Fig. 27(b) shows Monte Carlo simulations (N=4000) for the bulk’s level 
shifter voltage difference. These figures provide simulation data regarding PVT, mismatch, and IL 








Fig. 27: (a) PSR improvement for different corners (tt, ss, sf, fs, ff), temperatures (30°C, 85°C) 
and ILs (5 mA, 50 mA). (b) Bulk’s level shifter voltage difference, Monte Carlo simulations 
(N=4000) for technology’s process parameters (sheet resistance, VT, µn/p, W, L, tox). VDD = 1.2 V 





The proposed BDFF CL-LDO’s PSR BW is ultimately limited by the main loop’s 
frequency behavior and the feed-forward technique. Two main zeros exist in the proposed CL-
LDO’s PSR, ωz1 and ωz2 in (4b). Similar to conventional CL-LDOs, the first PSR zero is 
determined by the main loop’s BW [27] and the second PSR zero is introduced due to the BDFF 
path and varies depending on K, as explained previously. Depending on the system specifications, 
each designer requires to balance the tradeoff between high frequency PSR and power 
consumption. The frequency contributions to PSR can be included in (12) to obtain a first-order 
































































where PSRDC is given in (17), UGFLDO and ωp,LDO are the main EA’s UGF and BW, and UGFFF is 
the EAFF’s UGF. UGFFF, UGFLDO, and ωp,LDO depend on the current used by EAFF and main CL-
LDO’s EA.  
Usually ωp,LDO and UGFLDO are fixed by the required CL-LDO’s PM and LG. To determine 
the feed-forward bias current (IbiasFF) for a given PSR, Fig. 28 shows a set of calculated PSR 
versus IbiasFF curves at two different frequencies assuming a CL of 400 pF.  















3.5 Experimental Results 
The proposed BDFF CL-LDO was fabricated in CMOS 130 nm process through MOSIS. 
The die microphotograph, with all blocks highlighted, is shown in Fig. 29. The BDFF CL-LDO 
occupies an area of 0.0046 mm2. The BDFF CL-LDO has a VDO = 73.2 mV at an IL = 50 mA and 
a nominal VDD = 1.2 V. The CL-LDO can support a VDD range from 1.2 to 1.5 V and a CL range 
from 0 to 400 pF. The proposed CL-LDO requires a total of 8.4 pF for compensation purposes. No 
internal CL was implemented on-chip, an external CL = 400 pF was used for testing purposes. This 
external CL increases the total ESR resistance, measured at 0.1 Ω, seen by the CL-LDO compared 
to an internal CL. This ESR effect is located at a higher frequency compared to the CL-LDO’s 
UGF such that it has no effect in the loop’s response or measured PSR performance in the 







Fig. 29: Proposed BDFF LDO die microphotograph. Reprinted from [16] 
 
 
The measurement setup for load transient and PSR are shown in Fig. 30(a) and Fig. 30(b), 
respectively. The LT1210 current amplifier, with high output current and excellent large-signal 
characteristics, was used as VDD for the proposed CL-LDO. This current amplifier has the 
capability of delivering the required IL step to the CL-LDO without a drop in its output voltage. It 
can also combine the ac signal from the function generator with the dc signal from VDD at its output 










Fig. 30: Measurement setup for (a) load transient and (b) PSR 
 
 
The load transient was tested with a signal generator and external NPN BJT current mirror, 




while pulling 50 mA of current. Fig. 31 shows the VOUT undershoot and overshoot for an IL step 
from 0 to 50 mA in 100 ns and vice versa. The voltage undershoot and overshoot are 140 mV and 
80 mV, respectively, and the CL-LDO settles in at 300 ns for a 1 % error in VOUT.  
The fast TS can be attributed to the adaptive Miller compensation approach. When IL is 
increased, the CL-LDO’s UGF increases to 24.7 MHz, thereby improving the CL-LDO’s high-
frequency performance. Line transient, shown in Fig. 32, was tested by a 300 mV step with a 1 µs 
rise time from 1.2 to 1.5 V and back, into the CL-LDO’s VDD. VOUT had a 2 mV deviation. Fig. 33 




Fig. 31: Load transient response for both 0−50 mA and 50−0 mA steps with 100 ns rise time (CL 







Fig. 32: Line transient response, VDD from 1.2 to 1.5 V and 1.5 to 1.2 V in 1 μs rise time. (CL= 










Fig. 34 shows the CL-LDO’s measured PSR with and without BDFF for two different 
currents, which also confirms that the current tracking circuit and feed-forward coefficient are 
working as expected.  
PSR performance at IL = 50 mA is better than at IL = 5 mA due to the EA’s adaptive Miller 
compensation, explained in subsection 4.3, which decreases the internal ωD in discrete steps as IL 
decreases. This allows the CL-LDO to improve its PSR performance as IL increases, when is likely 
to be more critical. Compared to the simulated performance, the low frequency PSR improvement 
is most likely limited by the measurement set-up and equipment’s noise floor, HP3588A, which 
prevents measuring the technique’s improvement around low frequencies. However, the main 
focus was to improve PSR at mid-range frequencies where most of the switching supplies would 
have their noise. 
The proposed BDFF CL-LDO has a measured low-frequency PSR of − 90 and − 64 dB at 
100 kHz and 1 MHz, respectively, for VOUT = 1 V and IL = 50 mA. The low frequency PSR 
improvement is limited by the measurement set-up, however, the main focus was to improve PSR 
at mid-range frequencies where most of the switching supplies would have their noise. An 







Fig. 34: CL-LDO’s Simulated (S) and Measured (M) PSR with and without BDFF. VDD = 1.2 V, 
VOUT = 1 V, CL = 400 pF 
 
 
The proposed CL-LDO achieves a load regulation of 0.3 mV/mA. The three main 
techniques that contribute to a good load regulation in this CL-LDO are 1) using a Kelvin 
connection between the load and a sense pin similar to [31], 2) gain-boosting, and 3) utilizing the 
CL-LDO’s unity-gain configuration. The Kelvin connection allows the CL-LDO to include errors, 
which are introduced due to the bondwire and PCB traces, inside the control loop [31]. The gain-
boosting technique, shown in Fig. 18, provides high regulation LG which decreases the voltage 
error due to IL variations. The use of the unity-gain configuration improves the CL-LDO’s LG 
avoiding the attenuation introduced by the conventional feedback resistors.  
Table 5 shows the performance for recent state-of-the-art LDOs. The proposed CL-LDO 
achieves the best PSR and TS tradeoff for a given power reported in the literature. A figure-of-




TS along with PSR performance at 1 MHz was included to compare the previously reported works. 
A smaller FoM means better performance. The proposed CL-LDO has a FoM of 0.16 ps which is 
7.5x better than state-of-the-art CL-LDOs. The decrease in area also allowed for the best IL,max per 












FoM   
(39) 
 
Table 5: Performance summary and comparison with state-of-the-art CL-LDOs 
Parameters [3] [8] [13] [14] This work 
Technology (nm) 180 65 130 130 130 
Chip Area (mm2) x10-3 140 87 2.45 8 4.6 
IL,max (mA) 50 25 5 25 50 
VIN-OUT (V) 0.2 0.2 0.2 0.2 0.2 
VOUT (V) 1.6 1 1 0.8 1 
Cinternal (pF) 28 10 - 0.73 8.4 
COUT,max (pF) 100 240 - 25 100+ 400+ 
COUT Range (pF) 0-100 0-240 - 0-25 0-400 
IQ (μA) 55 300 99.04 112 42 
Line Regulation (mV/V) - 3.8 - 2.25 0.3 
Load Regulation (μV/mA) 140 42 - 173 10 
ΔVOUT (mV) /TR (ns) 120/100 46/500 50/200 284/0.3 132/100 140/100 
PSR (dB@1MHz) -70 -52 -57.1* -57 -64 
Noise@100kHz (nV/√Hz) 270 - - - 41 
TS (μs) < 6 1.7 0.16** 0.19 0.24 0.3 
FoM (ps) 2.09 51.24 4.42 1.2 0.128 0.16 
+ Off-chip 
* Measured for a 3−100 mA load step 






A CL-LDO with a feedforward VDD noise cancellation technique, adaptive bias and 
compensation were introduced in this chapter. These techniques allowed for a fast TS and high 
PSR. The fabricated BDFF-LDO achieved up to − 90 dB of low-frequency PSR and − 64 dB at 1 
MHz for IL = 50 mA. The CL-LDO has a UGF of 24.7 MHz and an LG of 97.4 dB at IL = 50 mA. 
The high LG is achieved by using only one gain stage with gain-boosting, which relaxes the 
feedback loop’s stability requirement. The lack of feedback resistors decreased area and improved 
noise performance. An adaptive buffer and Miller compensation scheme, controlled by an IL sense 
circuit, increased CL-LDO’s UGF and slew rate current at large IL. These also allowed TS to reach 
300 ns during an IL step. It consumes a minimum IQ of 42 μA from a 1.2 V VDD and maintains a 




CHAPTER IV  
LOW-VOLTAGE ANALOG FILTERING TECHNIQUES 
 
4.1 Introduction 
Analog filtering is required in most signal processing applications. The trend towards 
smaller technologies and lower supply voltage (VDD) makes analog circuit design harder as analog 
performance decreases with VDD. Low voltage (LV) supplies in modern applications are usually 
less than 1 V. Therefore, techniques that allow for filters to operate at LV are of crucial importance 
to fully take advantage of the trend towards smaller CMOS technologies. This chapter describes 
the state-of-the-art techniques used in LV analog circuit design with emphasis on LV filtering. 
Subsection 2 discusses the conventional LV techniques such as bulk-bias (BB), bulk-driven (BD), 
and floating gate (FG). Time-domain amplifiers such as oscillator-based amplifiers and switched-
mode operational amplifiers (SMOAs) used for filtering are described in subsection 3 and 4, 
respectively. Several examples of filters employing the LV techniques are discussed in subsection 
5. Finally, conclusions are given in subsection 6. 
 
4.2 Conventional Low-Voltage Amplifiers 
Designing operational amplifiers (OpAmps) or operational transconductance amplifiers 
(OTAs) in LV can be achieved by using techniques such as BD [17-21, 32, 46], BB [17, 21], or 
FG [47-49]. This subsection describes and compares the most mature LV techniques used in analog 
circuit design. All the techniques are compared assuming a single-ended (SE) gate-driven (GD) 
OTA with NMOS or PMOS differential input pair and active loads, as shown in Fig. 35. Where 





the small-signal positive input swing, Vin
− is the small-signal negative input swing, Vout is the 




Fig. 35: Gate-driven PMOS and NMOS OTAs 
 
 
The BD and BB sections are going to assume PMOS input pairs. This is to be consistent 
with the most common available technologies where only PMOS transistors can fully use their 
four terminals. However, the formulas can be slightly modified for cases where NMOS transistors 
use these techniques, i.e., triple-well devices. 
 
4.2.1 Bulk-Driven 
BD makes use of the transistor’s body, instead of the gate, as an input terminal. When using 




used as signal input. Since the threshold voltage (VT) limitation in gate-to-source voltage (VGS) is 
what usually limits the input signal swing, rail-to-rail input common-mode range (ICMR) can be 
achieved when using the body as the input terminal. Assuming the gate terminal is high enough to 
keep the transistor ON, the bulk-to-source voltage (VBS) wouldn’t turn OFF the transistor even if 
its voltage swing is high. Fig. 36 shows the transistor representation, with the bulk terminal 
explicitly drawn, and small-signal model of PMOS and NMOS transistors, respectively. Where 
Cgs is the gate-to-source capacitance, Cgd is the gate-to-drain capacitance, gm is the gate 
transconductance, gmb is the bulk transconductance, rds is the transistor’s output resistance, and Cbs 










The transconductance of a BD amplifier is determined by gmb instead of gm. The gmb for a 












where VSB is the source-to-body voltage, ϕF is the Fermi level in volts, and γb is the body effect 
parameter in V . The Fermi level is usually about 0.3 V [42]. The body effect (γb) is less than 
one, which means the transconductance of a bulk-driven OTA (BD-OTA) is smaller compared to 
a gate-driven OTA (GD-OTA). The typical gmb is 3 to 10 times smaller than gm [42].  
 A smaller gmb for the same current and transistor’s size is the trade-off from using the bulk 
as the input terminal. Having a smaller gmb means that a BD-OTA has a higher input-referred noise, 
higher input-referred offset, smaller gain-bandwidth product (GBW), and smaller dc gain 
compared to a conventional GD-OTA for the same amount of power consumption. 
Another disadvantage is increased area and slightly worst mismatch. A gate-driven PMOS 
input pair shares the same bulk among the input transistors. In a BD PMOS input pair, however, 
the two PMOS have to be in separate bulks or substrates. This increases the area between the two 
since there is a minimum distance that has to be put in place between their bulks or n-doped regions 
to minimize the risk for latch-up. The additional separation between the PMOS input pair adds 
mismatch due to the increased distance between the BD input transistors, their different bulk area, 
and their different bulk’s doping.  
The input impedance of a BD transistor (Rin,BD) is mainly determined by the bulk-to-source 















   
(41) 
 
where Vt is the thermal voltage in volts, J0 is the saturation current density in A/cm
2, AD is DBS’ 
area in cm2, and IS is DBS’ saturation current in amperes. 
As VSB increases, the input impedance decreases and the input current can increase 
significantly. Because this impedance depends on DBS, its temperature dependence follows the 
same profile as a pn junction, which decreases exponentially with increased temperature. This 
causes the current through the bulk to increase exponentially with temperature. Another 
consideration to keep the input impedance high is to prevent the parasitic lateral and vertical BJTs 
to fully turn ON [18]. Compared to the GD-OTA, the BD-OTA has a smaller input impedance. 
This is because the ideal GD transistor has an infinite real impedance at low-frequencies compared 
to its BD counterpart. The input capacitance of a BD-OTA is higher compared to a GD-OTA [20].  
Since in a differential pair the bias current remains fixed, the output conductance of a BD 
transistor remains the same as a GD-OTA, both of them given by: 
 
 out ds,N ds,Pg =g +g  (42) 
 
where gout, gds,N, and gds,P are the OTA’s output conductance, NMOS transistor output conductance, 
and PMOS transistor output conductance, respectively. 
Using (40) and (42), the BD-OTA’s DC gain, 3 dB bandwidth (BW3dB), and GBW can be 
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In terms of noise, the BD-OTA has an increased input-referred noise spectral density (υn,in
2) 
compared to its GD counterpart. This happens because gmb, as given in (40), is smaller than gm 
while the output noise remains the same for both architectures. Assuming a differential pair with 
active loads, the output noise spectral density (υn,out
2) is given by: 
 
  2n,out,BD n m,N m,P mb,Pυ =8 Tγ g +g gk   (46) 
 
where k is the Boltzmann constant given by 1.38x10−23 J/°K, T is the temperature in degrees 
Kelvin, and γn is the noise coefficient, which is a technology dependent parameter. 
To get υn,in
2, υn,out
2 is divided by the square of the BD-OTA’s transconductance, given by 
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Eq. (47) shows that the input-referred noise is higher than the GD-OTA’s input-referred noise. If 
the BD-OTA’s noise is normalized with respect to the GD-OTA, (48) can be obtained which can 
be used to determine the noise penalty paid compared to using a GD-OTA with similar 
characteristics to a BD-OTA. 
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The output swing of a BD-OTA, assuming all transistors need to remain in saturation, is 
determined by the swing at Vout. This swing is given by: 
 
 CM T,P T,P out dsat,NV +V V  > V  > V  (49) 
 
where ΔVT,P and Vdsat,N are the VT change due to having a dc voltage applied at VSB different than 
zero, and NMOS’ drain-to-source saturation voltage. Assuming a PMOS transistor, ΔVT,P is given 
by: 
 
  T,P b F F SBV =γ 2 2 V     (50) 
 





 out,pk-pk,BD CM T,P T,P dsat,NV =V +V V   V   (51) 
 
In comparison with a GD-OTA’s output swing, which is given by: 
 
 out,pk-pk,GD CM T,P dsat,NV =V +V   V  (52) 
 
The output swing when using a BD-OTA is decreased due to the smaller VT in the PMOS 
input transistors. The SNR is given by: 
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The ICMR for a BD-OTA can be analyzed by using Fig. 37, which represents a PMOS 
differential input pair half-side circuit, where VG is used as bias voltage for the input transistors 
and the parasitic DBS between source and bulk is explicitly shown. The worst side of a differential 







Fig. 37: Half-side single-ended BD-OTA circuit for ICMR analysis 
 
 
The BD-OTA has two conditions to meet in order to keep all transistors in saturation, one 
is with respect to VG and one with respect to VCM. Starting with VG, the minimum voltage allowed 
can be solved by using KVL in Fig. 37 to obtain: 
 
 G T,P dsat,P T,P dsat,P dsat,N T,NV +V +V ΔV V +V +V   (55) 
 





  G T,P dsat,P b F F SB dsat,P dsat,N T,NV +V +V γ 2 2 V V +V +V      (56) 
 
The worst-case scenario happens around VSB ≈ 2ϕF, which causes ΔVT,P to increase to its 
maximum, or in other words to decrease the effective VT to its lowest potential. This is the point 
where an increase in VSB wouldn’t decrease VT further. With the previous assumption and solving 
for VG, (57) can be obtained. 
 
 G dsat,N T,N b F T,PV V +V γ 2 V    (57) 
 
Using KVL in Fig. 37 for the maximum VG at the limits of saturation, (58) can be obtained. 
 
 DD dsat,P G dsat,P T,P T,PV V V +V +V V    (58) 
 
The worst-case scenario happens when VSB becomes negative, or when VB > VS. This 
causes ΔVT,P to change polarity and increase the effective VT for the PMOS input pair. Using (50) 
and assuming the polarity of VSB has changed, the maximum limit for VG is given by: 
 
  G DD dsat,P T,P b F BS FV V 2V V γ 2 V 2        (59) 
 
which can be combined with (57) to obtain (60) giving the allowable voltage range for VG. 





In a similar fashion to what was done for VG, the range for VCM can be obtained by using 
KVL in Fig. 37. The maximum VCM is limited by the saturation of the tail source and VG as can 
be seen in (59). As VCM goes higher than the source voltage, VS, the effective VT increases 
therefore decreasing the tail source’s voltage headroom. In practice, by setting VG properly, VCM 
can be allowed to swing up to VDD and even higher without putting any transistors out of saturation. 
The main concern for BD-OTAs is the negative swing at VCM. As can be seen in Fig. 37, 
there is a parasitic diode between the source and the bulk, shown as DBS, that needs to be kept OFF 
if proper operation is to be maintained. This can be mathematically expressed by: 
 
 SB DV V 0.7 V   (61) 
 
where VD is DBS’ turn ON voltage, roughly approximated to 0.7 V.  
Using KVL in Fig. 37, using (50) to replace ΔVT,P, and assuming the lowest VT,P to find 
VSB in (61), the required limit is given by:  
 
 G dsat,P T,P b F CMV +V +V γ 2 V 0.7 V    (62) 
 
Solving for VCM in (62), the minimum VCM is given by: 
 
 CM G dsat,P T,P b FV V +V +V γ 2 0.7 V    (63) 





 DD CM G dsat,P T,P b FV V V +V +V γ 2 0.7 V     (64) 
 
Eq. (64) shows that setting VG helps to determine the BD-OTA’s ICMR. 
To compare, the ICMR for a GD-OTA can be analyzed by using Fig. 38, which represents 
a PMOS differential input pair half-side circuit. The worst side of a differential pair in terms of 









Using KVL in Fig. 38 for the maximum VCM, see (65), and minimum VCM, see (66), at the 
limits of saturation, (67) can be obtained. Eq. (67) provides the limits for the input voltage so that 
all transistors remain in saturation.  
 
 DD dsat,P CM T,P dsat,PV V V +V +V   (65) 
 CM T,P dsat,P T,N dsat,N dsat,PV +V +V V +V +V  (66) 
 DD dsat,P T,P CM T,N dsat,N T,PV 2V V V V V V       (67) 
 
To determine the minimum VDD required for a BD-OTA, KVL can be used in Fig. 37. Two 
paths need to be considered, the path from ground to VDD and the path from VG to VDD. For the 
BD-OTA, VCM has little impact in the minimum VDD, its only contribution is through the bulk 
effect in the modulation of VT. The minimum VDD required for these two paths is given in (68) 
and (69), respectively. 
 
 DD G T,P T,P dsat,PV V +V ΔV +2V   (68) 
 DD dsat,N T,N dsat,PV V +V +2V  (69) 
 
To compare, KVL in Fig. 38 can be used to determine the minimum required VDD for a 
GD-OTA. Two paths need to be considered, the path from ground to VDD and the path from VCM 





 DD CM T,P dsat,PV V +V +2V  (70) 
 DD dsat,N T,N dsat,PV V +V +2V  (71) 
 
In a standard p-type substrate CMOS technology only PMOS devices can be used as BD 
devices without any additional mask or fabrication step. If an NMOS transistor is required to be 
used with a BD input it needs to be a triple-well device, which adds additional fabrication steps 
and cost. 
The BD technique has been used extensively in analog circuits for OpAmps and OTAs [17-
21, 32, 46], filters [17, 51], LDOs [2, 8, 13, 16], and several other circuit applications. Note that 
those are just some references and not all are included. 
 
4.2.2 Bulk-Bias 
BB uses the body terminal to apply a dc voltage and forward bias the MOSFET’s DBS. BB 
was used first in digital circuits to adjust their speed and power consumption after fabrication [52-
55]. This was achieved by changing the VT of transistors, usually that of a PMOS, to balance the 
trade-off between speed and power consumption. Similar to BD, PMOS devices can use bulk-
biasing without any additional fabrication steps, but requires triple-well devices for NMOS if using 
a p-type substrate technology. The difference between BD and BB is that the former applies an ac 
signal in addition to a dc forward bias voltage to the bulk, whereas the latter only applies dc 
voltage. Forward biasing DBS decreases the nominal VT of a PMOS as shown in [56]: 
 







where VT0 is VT with a zero VSB. 
 By decreasing VT, transistors can operate at a lower VDD. However, VSB should be limited 
to |VSB| < 0.5 V to prevent fully turning ON DBS and causing increased power consumption, or 
turning ON the parasitic vertical BJT with the main substrate [57]. However, an OTA using BB 
cannot achieve rail-to-rail ICMR compared to a BD-OTA. BB only improves the ICMR due to γb 
being less than one, which decreases the effective VT reduction for a given VSB. 
 Assuming the BB is applied to a PMOS input pair, the effective gm and gout remain the 
same as a GD-OTA, as long as the bias current is constant. Therefore, the gm of a BB-OTA (gm,BB) 
can be expressed as: 
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where μp is the hole mobility, COX is the gate oxide capacitance, W is the transistor’s width, L is 
the transistor’s length, and ID is the drain current. 
The output impedance of a BB-OTA is the same as GD-OTA, and is given by (42). 
Using (42) and (73), the BB-OTA’s DC gain, BW3dB, and GBW can be obtained. The DC 

































BB increases the noise in an OTA compared to a GD-OTA. The noise increase is due to the 
additional noise current through gmb. Although this increase is small because gmb is smaller than 
gm, it should be taken into consideration in noise critical designs. In a BB-OTA, υn,out
2 is given by: 
 




2 is divided by the square of the BB-OTA’s transconductance, given 
by (73), to obtain: 
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Eq. (78) shows that the input-referred noise is higher than the GD-OTA’s input-referred noise. If 
the BB-OTA’s noise is normalized with respect to the GD-OTA, (79) can be obtained which can 
be used to determine the noise penalty paid compared to using a GD-OTA with similar 
















The output swing for the BB-OTA is the same as the BD-OTA, which is given by (51). 




CM T,P T,P dsat,N
BB
ds,N ds,P
n m,N m,P mb,P
out
V +V  V  V
SNR =
g +g










The ICMR for a BB-OTA can be analyzed by using Fig. 39, which represents a PMOS 
differential input pair half-side circuit. The worst side of a differential pair in terms of ICMR is 








Using KVL in Fig. 39 for the maximum VCM, see (81), and minimum VCM, see (82), at the 
limits of saturation, (83) can be obtained. Eq. (83) provides the limits for the input voltage so that 
all transistors remain in saturation.  
 
 DD dsat,P CM T,P dsat,P T,PV V V +V +V ΔV    (81) 
 CM T,P dsat,P T,P T,N dsat,N dsat,PV +V +V ΔV V +V +V   (82) 
 DD dsat,P T,P T,P CM T,N dsat,N T,P T,PV 2V V ΔV V V V V +ΔV        (83) 
 
The BB-OTA increases its maximum swing voltage by the term given by ΔVT,P. This 
increase is due to the fact that the PMOS input pair decreases its VT due to the BB effect. However, 
the same effect also increases the minimum VCM allowed at the gate. Subtracting the maximum 
limit from the minimum limit in (83), the ICMR is given by: 
 
 BB DD dsat,P T,N dsat,NICMR =V 2V V V    (84) 
 
To determine the minimum VDD required for a BB-OTA, KVL can be used in Fig. 39. Two 
paths need to be considered, the path from ground to VDD and the path from VCM to VDD. The 
minimum VDD required for these two paths is given in (85) and (86), respectively. 
 
 DD CM T,P T,P dsat,PV V +V ΔV +2V   (85) 





In general, VSB doesn’t have to be generated with a voltage source. In [21], a fixed current 
is forced in the bulk terminal of a PMOS transistor to generate its VSB. This also limits VSB and 
avoids turning on the parasitic BJT of MOSFETs. 
 
4.2.3 Floating-Gate MOSFETs 
FG-MOSFETs are commonly used for erasable programmable read-only memory 
(EPROM), electrically EPROM (EEPROM), and flash memories. Because FG-MOSFETs work 
similar to conventional MOSFETs, applications in digital and analog circuits starting to appear in 
the late 1980s [48]. Conceptually, a FG-MOSFET works as a conventional MOSFET but instead 
of one gate, it can have multiple gates to control its behavior. Fig. 40 shows a two-input FG NMOS 
and PMOS, along with the small signal representation of the FG structure. Each input is capacitive 
coupled to the transistor’s channel and is also attenuated by the capacitor divider between the two 
inputs [47]. CMOS processes with double polysilicon layers can make use of FG-MOSFETs 
without additional cost [48]. For simulation purposes, FG-MOSFETs can be emulated in 
conventional CMOS technologies. To properly emulate them, real capacitors are added in parallel 
with large resistors so that the proper dc operating point can be obtained. The extra capacitors 
emulate the two floating gate capacitances, Cin and CBias in Fig. 40, and have to be larger than the 







Fig. 40: Two-input floating-gate (a) NMOS, (b) PMOS devices and their small signal equivalent 
 
 
FG-MOSFETs combine the voltage applied to both inputs to generate a potential at the FG, 
which is the terminal between the capacitors and the MOSFET channel. The voltage seen at the 
FG is given by [58]: 
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Assuming one input is used as signal and the other as a voltage bias, this technique adds a 
degree of freedom for setting the input common-mode voltage at the transistor’s gate. If VBias is 
set close to VDD (GND) for an NMOS (PMOS) transistor, VCM at the FG can be set at a higher 
(lower) voltage compared to the input signal’s VCM [58].  
This can be used to increase the effective OTA’s ICMR. Also, common-mode rejection 




at the FG-MOSFET’s gate is less dependent on the input voltage compared to using conventional 
MOSFETs as input pairs. The input impedance of a floating-gate OTA (FG-OTA) is affected by 
















Due to the signal attenuation at the gate, the gm of a FG-OTA is reduced compared to a 













The output impedance remains the same as previous OTAs discussed in this chapter, and 
is given by (42). 
Using (42) and (89), the FG-OTA’s DC gain, BW3dB, and GBW can be obtained. The DC 





in Bias ds,N ds,P
gC
DC Gain =































Due to a decrease in gm, FG increases the noise in an OTA compared to a GD-OTA. In a 
FG-OTA, υn,out
2 is given by: 
 




2 is divided by the square of the FG-OTA’s transconductance, given 
















Eq. (94) shows that the input-referred noise is higher than the GD-OTA’s input-referred 
noise. If the FG-OTA’s noise is normalized with respect to the GD-OTA, (95) can be obtained 
which can be used to determine the noise penalty paid compared to using a GD-OTA with similar 


















The increased ICMR and CMRR due to the FG-MOSFETs comes with some trade-offs. 
The inherent capacitor divider in FG-MOSFETs attenuates the effective open-loop gain, increases 
input-referred noise, and decreases GBW and gm. Eq. (89) shows that this trade-off can be adjusted 
by the capacitor sizing between Cin and CBias. A larger CBias would increase ICMR and CMRR at 
the cost of increased input-referred noise and decreased gm. 
The output swing for the FG-OTA is the same as the GD-OTA, which is given by (52). 
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which is the same SNR a GD-OTA has. 
The ICMR for a FG-OTA can be analyzed by using Fig. 41, which represents a PMOS 
differential input pair half-side circuit. The worst side of a differential pair in terms of ICMR is 







Fig. 41: Half-side single-ended FG-OTA circuit for ICMR analysis 
 
 
Similar to the BD-OTA, the FG-OTA has an additional degree of freedom by using VBias. 
Therefore, the minimum and maximum conditions for both VCM and VBias are discussed. 
Using KVL in Fig. 41 for the maximum VFG, see (97), and minimum VFG, see (98), at the 
limits of saturation, (99) can be obtained, which provides the limits for the input voltage so that all 
transistors remain in saturation.  
 
 DD dsat,P FG T,P dsat,PV V V +V +V   (97) 
 FG T,P dsat,P T,N dsat,N dsat,PV +V +V V +V +V  (98) 





Using (87) into (97) and (98), the maximum and minimum voltage can be found in (100) 
and (101) respectively, and then solved in terms of either VCM or VBias. 
 
   in CM Bias Bias DD dsat,P T,P in BiasC V +C V V 2V V C +C    (100) 
   in CM Bias Bias T,N dsat,N T,P in BiasC V +C V V V V C +C    (101) 
 
Solving (100) and (101) for VCM, (102) and (103) can be obtained. 
 
   Bias BiasCM DD dsat,P T,P Bias
in in
C C
V V 2V V 1+ V
C C
 




   Bias BiasCM T,N dsat,N T,P Bias
in in
C C
V V V V 1+ V
C C
 





Solving (100) and (101) for VBias, (104) and (105) can be obtained. 
 
   in inBias DD dsat,P T,P CM
Bias Bias
C C
V V 2V V 1+ V
C C
 




   in inBias T,N dsat,N T,P CM
Bias Bias
C C
V V V V 1+ V
C C
 





In addition to VBias as a tuning mechanism to increase ICMR, FG-OTAs also have CBias 
and Cin as degrees of freedom. All these degrees of freedom make FG-OTAs the most flexible in 
terms of input VCM voltage range compared to all the other architectures. An FG-OTA can be made 




To determine the minimum VDD required for a FG-OTA, KVL can be used in Fig. 41. Two 
paths need to be considered, the path from ground to VDD and the path from VFG, given in (87), to 
VDD. The minimum VDD required for these two paths is given in (106) and (107), respectively. 
 
 
in CM Bias Bias
DD T,P dsat,P
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 DD dsat,N T,N dsat,PV V +V +2V  (107) 
 
Table 6 shows a comparison of the main performance metrics for GD, BD, BB, and FG 
OTAs that have been discussed in subsection 2. 
 
 
Table 6: Analog Low-Voltage Techniques Comparison Table1 
 
 
                                                 




The drawback of all of the previously mentioned approaches is that they require triple-well 
devices or additional fabrication steps, except for BD or BB PMOS input differential pairs. This 
makes these circuits and design techniques technology dependent, and prevents them from being 
used in conventional CMOS fabrication nodes. 
 
4.3 Oscillator-based Amplifiers 
As VDD decreases, OTA gain also decreases. This makes the design of closed-loop systems 
hard in LV domains, since a high loop-gain is one of the critical specifications required from 
OpAmps or OTAs. 
Oscillator amplifiers were first introduced in [59], where a voltage-controlled oscillator 
(VCO) was used as an OpAmp in an RF modulator.  
Oscillators can be either voltage-controlled oscillators (VCOs) or current-controlled 
oscillators (CCOs). VCOs (CCOs) take an analog voltage (current) input and convert it to a phase 
domain analog signal. The output is a rail-to-rail voltage signal that now contains the information 














where ϕout is the output phase, Vin is the input voltage, and KVCO is the gain of the VCO. The most 







Fig. 42: VCO’s symbolic representation 
 
 
An oscillator works as an integrator and provides an ideally infinite gain at low frequencies 
independently of VDD. This is their main advantage compared to conventional voltage-mode 
OpAmps or OTAs, where the gain tends to decrease as VDD decreases. 
Oscillator-based OpAmps’ main building blocks are an oscillator and a phase-to-voltage 
or phase-to-current converter. Although any type of oscillators could be used, ring oscillators are 
the most popular [59-61] for their simplicity and scalability. The block diagram of a 3-stage 
voltage-controlled ring oscillator is shown in Fig. 43, along with its basic transistor-level 
implementation shown in Fig. 44. The control voltage (VControl) is used to vary the oscillation 









Fig. 44: 3-stage voltage-controlled ring oscillator transistor-level diagram 
 
 
After the oscillator, a phase detector (PD) and a charge pump (CP) are commonly used to 
convert the phase signal back to an output current. The PD compares the VCO output with a 
reference clock (REFCLK) and creates a pulse modulated signal that the CP converts to an output 
current. A phase-frequency detector (PFD) can also be used instead of the PD. Combining the 
VCO’s transfer function, the PD/PFD, and CP, the transfer function of a VCO-based OpAmp can 





out VCO PD/PFD CP
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where KPD/PFD and KCP are the PD/PFD gain and CP gain, respectively. For this particular VCO-
based architecture, it can be seen that it resembles a transconductance stage similar to an OTA 
except for the infinite dc gain and low-frequency pole. The block diagram representation for the 




diagram shown in Fig. 46. In Fig. 46, MBP, MBN, MSP, and MSN form the CP circuit, where MBP 
and MBN are the PMOS and NMOS bias current sources, respectively. MSP and MSN act as switches 














Ring oscillator amplifiers suffer from spurious tones due to the oscillator’s switching 
behavior, non-linearities, noise, and additional phase shift due to parasitic poles [60]. The main 
oscillator, in oscillator-based OTAs, has to oscillate at frequencies higher than the highest 
frequency processed by the OTA. This adds complexity and power consumption and worsens as 
the filter’s BW is increased to the tens of MHz range. 
The RO-based architecture is voltage scalable and its digital-cell based implementation 
makes it a good candidate for further technology scaling. However, multiple clock phases and high 
oversampling ratios, compared to the filter’s BW, are required. This RO time domain 
implementation achieves the required dc gain but adds significant complexity and power due to 
the multiple clock phase generation and clock frequency required to achieve high BWs. 
 
4.4 Switched-Mode Operational Amplifiers 
Another approach to LV operation is to use SMOAs, which were first introduced in [62, 
63].  Instead of a Class-A or Class-AB output stage, SMOAs use a switched-mode output stage 
known as a Class-D output, similar to those used in switching dc-dc converters and audio 
amplifiers. Class-A and Class-AB linear amplifiers require the output transistors to remain in 
saturation to maintain good linearity performance [64]. This saturation voltage limits the maximum 
acceptable output voltage swing to keeps transistors in saturation. The decrease in VDD makes this 
problem more dominant and troublesome. Due to the switching behavior of a Class-D output stage 
an almost rail-to-rail output swing is possible since no limitations in saturation voltage are required 
at the output node. However, the output stage’s switching nature is not well suited for further 
analog processing since it consists of a signal that switches between VDD and ground. This 




increases the dynamic range requirements of the coming circuits. The strength of these fM and 
harmonic components are usually at full scale voltage (FSV). If the input signal is to be recovered 
with a good signal-to-noise and distortion ratio (SNDR) then these components need to be 
attenuated. 
Fig. 47 shows a block level diagram of a SE SMOA. It consists of a linear amplifier, GM1 
in Fig. 47, a pulse-width modulation (PWM) stage and a LPF. The linear amplification usually 
consist of an OTA structure, which could be implemented using current state-of-the-art techniques 
for LV linear amplification as the ones described previously in subsection 2. The first stage 
determines the ICMR and total SMOA’s input-referred noise. The next block is a modulator that 
transforms the input voltage’s signal information to a width modulated output waveform. After 
modulation, the signal contains strong components located at fM and its harmonics. To remove 
those high frequency harmonics, and recover the input signal with a good SNDR, a LPF is required 
after the SMOA’s output. It is assumed that the LPF, if designed correctly, will not affect the input 
signal’s BW and only removes high frequency components at fM and its harmonics. After filtering, 
once the high frequency harmonics are removed, only the original input signal remains within the 







Fig. 47: Conventional SMOA architecture 
 
 
The concept behind the operation of an SMOA can also be explained in the frequency 
domain with the help of Fig. 48. Fig. 48(a) shows the frequency domain representation of the signal 
at the SMOA’s input, after which it is amplified by a linear amplification block, as seen in Fig. 
48(b). It has been assumed that the linear stage introduces no harmonic distortion. After the 
amplification, the signal is width modulated with a high frequency fM signal, this creates harmonic 
components at fM and its harmonics along with fM ± fin, as can be seen in Fig. 48(c). In general, 
PWM is performed so that the signal can be delivered with high efficiency. The implementation 
of PWM stages, mainly class-D amplifiers, is well-understood and its advantages on efficiency are 
the main reason for this modulation. Other areas such as audio amplification and switching dc-dc 
converters use extensive use of this type of output stages due to that reason. The harmonic content 
present along the amplified input signal, see Fig. 48(c), need to be removed so that the signal is 
recovered. A LPF is added after the PWM so that the high frequency harmonic contents can be 






Fig. 48: Frequency domain operation of SMOA architectures: (a) input signal (Vin), (b) input 
signal after linear amplification (Vo1), (c) modulated signal after the PWM block (Vo2), (d) 
output signal after LPF (Vout) 
 
 
4.4.1 Modulation Background 
Analog pulse modulation is characterized by the use of an analog reference as one of the 
inputs to the modulator [65]. The four basic pulse modulation techniques are Pulse Amplitude 
Modulation (PAM), PWM, Pulse Position Modulation (PPM) and Pulse Density Modulation 
(PDM) [65]. An analysis of advantages, disadvantages, and spectral properties of each modulation 
technique is done in [65]. Based on that analysis and due to its better spectral properties and low 
complexity over other forms of modulation, PWM is the preferred choice for the modulation used 




provided. Table 7 shows the selection of parameters that a designer can chose for analog PWM. 
Proper combination of PWM parameters depends on a particular design and circuit architecture. 
Each set of parameters has different spectral properties and implementations.  
The most common waveforms used in analog PWM are a sawtooth and a triangle 
waveform. Based on the parameters from Table 7, a sawtooth waveform is considered a constant-
frequency trailing-edge modulation and a triangle waveform is considered a constant-frequency 
double-edge modulation. Examples of these waveforms are shown in Fig. 49, where the blue 
dashed-line represents the analog signal being sampled or compared. 
 
 






Fig. 49: Popular waveforms used in PWM systems: (a) sawtooth, (b) triangle 
 
 













where APWM, VPWM,pk-pk, and TD are the modulator’s gain, modulation signal’s peak-to-peak 







4.4.2 Non-linear versus linear output stage 
A non-linear output stage offers several advantages over its linear counterpart. Since PWM 
is free of signal distortion [66], the output stage of an SMOA is theoretically linear. An OTA has 
harmonics of the signal frequency [62]. In terms of power consumption, a non-linear output stage 
requires no quiescent current due to the switching behavior of transistors, contrary to linear output 
stages where quiescent current needs to be flowing in the output stage. In a non-linear output stage 
the open loop signal component swing is limited only by the minimum pulse-width (tmin) that the 
modulator can handle, thus the output can vary from VDDtminfPWM to VDD – VDDtminfPWM [62]. 
Therefore switching output stages benefit from a smaller and faster technology. The output stage’s 
switching behavior allows an SMOA to be designed with a low open-loop output impedance. This 
allows to have minimum propagation delay, which pushes the output pole to high frequencies. The 
modulator’s transfer function is given by APWMe−s𝑡𝑑, where td is the PWM modulator’s 
propagation delay [62].  
Compared to a linear output stage, a non-linear output stage benefits in terms of speed, 
power consumption, and output swing from technology scaling. The major drawback is that a 
strong component at fM is introduced. This component’s amplitude is usually at FSV and needs to 
be effectively removed from the input signal before further processing. 
 
4.4.3 Current disadvantages of SMOAs 
The current disadvantages of SMOAs are going to be discussed in this section. Although 
the work presented in [62] claims that the voltage swing limitations are solved, this is only true for 
the output stage. The SMOA presented there still requires a LV analog linear amplification stage. 




devices. This linear stage comes with the same swing limitations as conventional LV analog 
amplifiers. However, the gain of the PWM block following the linear stage helps in this regard. 
Due to the modulation process, the output of an SMOA is corrupted by the presence of a 
strong component at fM and its harmonics, which also have spurious frequency components around 
them. To obtain a signal with good SNDR, these strong components have to be filtered. A 
straightforward approach is to introduce a passive LPF at the output; however, this puts stringent 




Fig. 50: SMOA’s LPF effect on harmonic removal 
 
 
Let’s consider the behavior of a first-order passive LPF in the attenuation of the harmonic 
components. Fig. 50 shows the frequency domain representation of the signal with three different 
cases of LPF corner, the effect of a non-ideal 20 dB/decade roll-off is going to be considered. The 
first LPF is able to remove the components completely but the other two cases do not and a certain 




corrupt the signal and decrease spurious-free dynamic range (SFDR). Fig. 51 shows the SMOA’s 
output voltage after the LPF with the three different LPF examples. As the LPF’s BW is increased 
more harmonics remain. The reader may be tempted to think that the best approach is to use a very 
low BW LPF, however this comes at a price. If the LPF is passive, having a very low BW implies 
large passive components, and therefore, large area. In addition, the LPF introduces an additional 
pole in the system which decreases UGF, if the LPF is the dominant pole, or decreases PM if the 
LPF is a non-dominant pole. For those reasons, the use of a passive LPF is problematic and may 








Fig. 51: SMOA’s frequency-domain output voltage representation after using different 
LPFs in Fig. 50  
 
 
Another drawback of state-of-the-art SMOAs is the high power consumption needed in the 
modulation stages due to the high fM required. The higher the fM, the easier it is to remove by using 
a LPF and the better it is the output signal after the LPF. Instead of increasing fM, an option is to 




the number of phases. The drawback is the increased complexity and area required for each 
additional phase generation and processing. 
Alternative solutions that could potentially simplify the design process while achieving 
good fM reduction are desired and may become an active area of research. 
Finally, if we assume that the SMOA is going to be used in a big system, the introduction 
of a switching component adds to substrate noise and may interact with other analog circuits in the 
die. Although this problem is not unique to SMOAs since several other systems, i.e. RF receivers, 
audio amplifiers, and some analog-to-digital converters (ADCs) have the same problem. 
 
4.5 Reported Filtering Applications using Low-voltage Techniques 
The previously discussed techniques have been used for designing LV filters and other 
filtering applications. The first BD-OTA was used in a continuous-time (CT) gm-C filter in [67], a 
PMOS input pair with BD is used as the main stage. The main reason for using the BD-OTA in 
[67] was to achieve a small gm to allow for low cut-off frequencies (fo) required in audio range 
applications while keeping the capacitance small. 
Small transconductances are also required in medical electronics. FG and BD techniques, 
among others, were compared in [68] for the design of a low-gm OTA. These OTAs were compared 
in terms of power, SNR, linearity, and area. The inherent gm reduction that comes with these 
techniques was used as an advantage for designing low-gm OTAs used in OTA-C filters. A filter 
with an fo = 0.16 Hz using an OTA with a gm = 10 nA/V, HD3 = – 45 dB, and 8.2 μW of power 
consumption with VDD = 2.7 V. 
In [17], two LV OTAs are presented. The first topology is a PMOS input BD-OTA and the 




the GD-OTA with BB was used to construct a 5th order elliptic low-pass filter (LPF). The filter 
had a bandwidth (BW) of 135 kHz and consumed a total of 2.2 mA with VDD = 0.5 V. 
A FG-based LV CMOS OTA was used in a gm-C band-pass filter (BPF) in [49]. The BPF 
achieves a center frequency that can be tuned between 6 MHz and 15 MHz with a VDD = 1.4 V. 
Techniques such as BB, BD, and FG are usually used to design voltage-mode OTAs. 
Current-mode approaches to OTA design, such as those presented in [69, 70], could also be used 
in combination with BB, BD, and FG to implement LV high-frequency filters. 
A ring oscillator (RO) based filter is presented in [60], where a 4th-order Butterworth LPF 
was implemented. The filter achieved a BW = 7 MHz and THD = 60 dB while consuming 5.27 
mA with VDD = 0.55 V. 
The solution proposed in [62] uses SMOAs. Each SMOA uses eight phases that push fM 
eight times higher in frequency. However, eight modulators and eight modulation signals that are 
phase shifted by 2π/N, where N is the number of phases, are required. A 300 MHz clock is moved 
to a 2.4 GHz tone at high frequency that was later filtered with a 2-tap FIR filter to improve 
distortion. The complexity of the 8-stage phase modulator and FIR filtering, the 2π/N modulation 
phase shift generation and routing of those signals adds a trade-off between circuit performance, 
area, and system complexity to the implementation. For this architecture if a reduction in 
complexity is desired, then less phases could be implemented at the cost of increasing the filter 
constraints or decreased attenuation at fM. 
 
4.6 Low-voltage Filters Architecture Comparison 
This section will describe and compare the different techniques presented in this chapter 




V in CMOS 130 nm. For comparison purposes, all OTAs using analog techniques (GD, BD, BB, 
and FG) are implemented as two-stage Miller OTAs with a PMOS input differential pair. In 
addition, all transistors will target a Vdsat ≤ 100 mV and the same open-loop UGF ≈ 10 MHz, while 




Fig. 52: First order LPF used for architecture comparison. R = 100 kΩ, C = 1.6 pF, VDD = 0.6 V, 
and VCM = 0.3 V. 
 
 
4.6.1 Gate-Driven OTA based LV Filter 
The two-stage Miller OTA designed using a GD approach is shown in Fig. 53. Due to the 
LV constraints all transistor’s Vdsat are equal or lower than 100 mV. All design values, transistor 






Fig. 53: Two-stage Miller OTA with Gate-Driven PMOS input pair 
 
 




4.6.2 Bulk-Driven OTA based LV Filter 
The two-stage Miller OTA designed using a BD approach is shown in Fig. 54. Due to the 
LV constraints all transistor’s Vdsat are equal or lower than 100 mV. All design values, transistor 





Fig. 54: Two-stage Miller OTA with Bulk-Driven PMOS transistors 
 
 




4.6.3 Bulk-Bias OTA based LV Filter 
The two-stage Miller OTA designed using a BB approach is shown in Fig. 55. Due to the 
LV constraints all transistor’s Vdsat are equal or lower than 100 mV. In this design, all PMOS 
transistors are using BB. In addition to the advantages explained previously, see subsection 2.2, to 
using BB in the input differential pair, having BB applied to the current mirrors slightly decreases 




size needs to decrease to keep the same Vdsat for the same current. All design values, transistor 




Fig. 55: Two-stage Miller OTA with Bulk-Bias PMOS transistors 
 
 









4.6.4 Floating-Gate OTA based LV Filter 
The two-stage Miller OTA designed using a FG approach is shown in Fig. 56. Due to the 
LV constraints all transistor’s Vdsat are equal or lower than 100 mV. The technology available for 
this implementation does not have FG devices, for that reason a simulation approach to emulate 
FG was used. Capacitors, Cin and CBias, were manually added in parallel with very large resistors 
to allow dc convergence without having an impact in transient performance. All design values, 


















4.6.5 VCO-based LV Filter 
The transistor-level VCO-based OTA is shown in Fig. 57. The architecture is similar to the 
one shown previously in Fig. 46, except with additional blocks to make the OTA functional. The 
additional stages include a level shifter and a dc bias circuit at the output voltage (VOUT). The level 
shifter is required because the JK flip-flop operates at VDD = 0.6 V, whereas the output of the RO 
varies with the input voltage (Vin). Therefore, it converts the RO’s output voltage to a VDD to GND 
switching signal. The reference clock is generated via a replica RO circuit with a common-mode 
voltage (VCM) as the input. This is to allow both oscillators to track each other across PVT. The dc 
bias circuit and LPF create the dc operating point at VOUT and filter the ripples coming from the 
CP, respectively. CLPF should be properly sized to achieve a desired attenuation at the VCO’s 
oscillation frequency. In addition, the LPF also creates the VCO-based OTA’s dominant pole. 
Previous OTA structures usually are UGF limited by the additional poles in the system. In 
comparison, the VCO-based OTA UGF can be significantly higher due to the parasitic pole’s 
location being at high frequencies for a given power. All design values, transistor sizes, and 







Fig. 57: VCO-based OTA 
 
 




4.6.6 Switched-mode OpAmp based LV Filter 
The transistor-level SMOA is shown in Fig. 58. Due to the LV constraints all transistor’s 
Vdsat are equal or lower than 100 mV. In addition, all PMOS transistors use the BB technique to 
allow for better performance at such LV operation. The SMOA consists of three sections, a LV 




ML1, ML2, and MB2 form the LV OTA section, which is the same as the one used in the BB OTA 
presented in subsection 6.3. The comparator is formed by transistors MN1, MN2, and ML3-ML6, 
which is based in the architecture presented in [71], and a NOT gate to buffer the comparator’s 
output voltage to allow rail-to-rail operation. Vsw is a triangle waveform, which in combination 
with the comparator form the PWM operation. Vsw has a 200 mV peak-to-peak voltage swing from 
200 mV to 400 mV at a 100 MHz. The LPF sets the dominant pole and filters the PWM carrier 
frequency so that the analog signal can be recovered. An additional zero is added through resistor 
RZ to increase the phase around UGF. All design values, transistor sizes, voltages, and currents are 


















4.6.7 Architecture Comparison 
The five different LV OTA architectures are compared in Table 14. As expected, the two 
architectures that achieve rail-to-rail ICMR are the FG-OTA and BD-OTA. The VCO-based OTA 
has a higher UGF compared to other analog-based architectures because it does not require 
additional power to achieve such UGF. Also, since the VCO-based OTA has its non-dominant 
poles at higher frequencies compared to other OTA implementations a higher UGF can be achieved 
without a phase margin (PM) penalty. 
 
 





The five OTAs were used in a first-order filter implementation as shown in Fig. 52. All of 
them used the same resistor values, with the exception of the VCO-based OTA, which used R = 
10 kΩ and C = 16 pF. The reason for this change was due to the fact that the VCO-based OTA is 
a current input device compared to a high-impedance input gate in all other OTA architectures. A 
lower resistor value in the integrator decreases the offset due to the input current going to the CCO. 
The capacitor was multiplied by 10x to keep the same integrator’s RC time constant. 
Fig. 59 and Fig. 60 show the total-harmonic distortion (THD) and spurious-free dynamic 
range (SFDR), respectively, for the different LV LPFs implemented with the different OTAs using 
the previously discussed LV techniques. As expected the VCO-based and SMOA OTAs show the 
worst THD and SFDR performance. The degradation in SFDR comes from the fact that their clocks 
are not attenuated enough with the passive LPF. More complicated LPF techniques may improve 
the SFDR performance up to certain extent. The VCO-based THD improves as the signal 
increases, usually the opposite is true in conventional analog OTAs, due to the inherent non-








Fig. 59: THD for the first-order LPF using a bulk-bias (BB), bulk-driven (BD), floating-gate 




Fig. 60: SFDR for the first-order LPF using a bulk-bias (BB), bulk-driven (BD), floating-gate 




Table 15 shows the comparison results for the different LV LPFs implemented with the different 
OTAs using the previously discussed LV techniques. In general, the continuous time analog OTAs 
have better performance in terms of SFDR and THD compared to the time-domain OTAs. 
However, when it comes to noise, the VCO-based and SMOA OTAs have better performance, i.e. 
lower noise, due to the discrete nature of their operation. This improvement comes at the price of 
higher power consumption. 
 
 





As VDD decreases, novel techniques are required to continue designing analog filters 
required in current system-on-chip (SoC) circuits. The more relevant techniques to design LV 
OTAs are discussed in this chapter, along with the basic theory required for their implementation. 
The techniques discussed in this chapter were BB, BD, FG, VCO-based, and SMOAs. Some of 
these techniques can be used in combination with each other to further improve the performance 




From the linearity point of view, the best performance is achieved with BB and GD 
architectures. This can be attributed to the fact that these architectures achieve the highest gain for 
a given power. In closed-loop systems, a high gain is proportional to good linearity. 
The architecture that can achieve the minimum VDD is the VCO-based OTA. This is 
because the VCO-based OTA is the only architecture that fully operates transistors in their linear 
region. This avoids having to have saturation voltages that decrease voltage headroom as their 
analog counterparts. 
SMOAs suffer from very high power consumption. This architecture uses the highest 
amount of power consumption for a given BW. Power sensitive applications should use this 
architecture. 
The only rail-to-tail architectures are BD and FG OTAs. The additional degree of freedom 
achieved with a PMOS bulk terminal or a FG device increases drastically the ICMR. The price to 
pay is a lower gain and therefore poor linearity compared to GD and BB architectures. If rail-to-
rail is a must, then more power in the form of additional gain stages can improve the performance 
of BD and FG OTAs. 
Further research in designing high-frequency, LV, and low-power filters is always going 




CHAPTER V  
HIGH-BW POWER-ADJUSTABLE LOW-VOLTAGE ACTIVE-RC 4TH-ORDER LPF 
 
5.1 Introduction 
As technology scales down and supply voltage (VDD) decreases, analog circuits tend to 
decrease their performance. Low voltage (LV) supplies in modern applications are usually less 
than 1 V. Designing operational amplifiers (OpAmps) or operational transconductance amplifiers 
(OTAs) in LV become complex without using costly techniques such as bulk-driven (BD) [17-
20], bulk-bias (BB) [17, 21], or floating gate (FG) [47-49], which may require triple-well devices 
or additional fabrication steps. Achieving high loop gain decreases errors in closed-loop systems, 
and therefore, high dc gain is a desirable characteristic in OTAs.  
To maintain the same dc gain, as high voltage circuits, new OTA architectures are required 
because LV operation prohibits the use of traditional high gain techniques such as cascoding. This 
has attracted interest in LV OTAs that can keep the same performance as their previous high 
voltage counterparts. Cascading multiple gain stages can be used to achieve the desired gain 
without using cascode structures.  
Previously proposed advanced cascade structures offer several advantages and 
disadvantages, as thoroughly discussed in [72]. These cascade structures can be combined with 
LV techniques, like BD, BB, or FG, to create high-gain LV OTAs currently required for state-of-
the-art LV systems. However, these LV techniques may reduce circuit performance, and require 
additional biasing circuits and/or fabrication steps. For those reasons, an LV OTA structure that 




without sacrificing performance, remains of great importance for the current trends in analog 
circuit design. 
 
5.1.1 Low-Voltage Filter’s Literature Review 
Conventional LV filters in the literature [17, 60, 73, 74] usually target low cut-off 
frequencies (fo), less than 20 MHz, applications, and so far only one targets high fo [62], more than 
20 MHz, which is the required fo for applications like IEEE 802.11ac or others where high fo are 
required. 
In [17], two LV OTAs are presented. The first topology is a PMOS input bulk-driven OTA 
and the second an NMOS input gate-driven OTA with bulk bias. The latter requires a triple-well 
process. In addition, the gate-driven OTA was used to construct a 5th order elliptic low-pass filter 
(LPF). The filter had a fo = 135 kHz and consumed a total of 2.2 mA with VDD = 0.5 V. However, 
the filter’s fo is too low for recent communication standards. 
In [73], a low voltage OTA using the cross-forward common-mode (CM) cancellation, 
which provides cancellation of CM signals, and linear sub-threshold R-MOSFET resistor for 
frequency tuning were used to implement a 5th order elliptic LPF. The filter had a fo = 135 kHz 
and consumed a total of 1.2 mA with VDD = 0.5 V. This filter decreased its power consumption 
compared to [17] but still lacks the required fo for recent communication standards. 
In [74], a low voltage active-Gm-RC topology is used to implement a 4th-order 
Butterworth filter that targeted a high linearity zero-IF receiver application. The filter had a fo = 
12 MHz and consumed a total of 6.18 mA with VDD = 0.55 V. This filter’s fo is significantly higher 




standard, if frequency tuning or selection is added. However, it falls short for the required fos for 
some current [75] and future communication standards [76]. 
Another approach to address the significant drawbacks of low voltage operation in analog 
design is doing the processing in the time domain. A ring oscillator (RO) based filter is presented 
in [60], where a 4th-order Butterworth filter was implemented. The filter achieved a fo = 7 MHz 
and a total harmonic distortion (THD) of 60 dB while consuming 5.27 mA with VDD = 0.55 V. 
The RO-based architecture is voltage scalable and its digital-cell based implementation makes it a 
good candidate for further technology scaling. However, multiple clock phases and high 
oversampling ratios, compared to the filter’s BW, are required. This RO time domain 
implementation achieves the required dc gain but adds significant complexity and power due to 
the multiple clock phase generation and clock frequency required to achieve high fos.  
A nonlinear output stage using an analog based pulse-width modulation (PWM) generator, 
to convert the voltage information into the time domain, was recently explored in [62] to design a 
LV filter. A continuous-time (CT) 4th-order Butterworth LPF using CMOS 65 nm was presented. 
Eight multi phases increased the PWM carrier frequency (fM) from 300 MHz to 2.4 GHz, and a 2-
tap CT Finite Impulse Response (FIR) filter was used to remove the strong components at fM. The 
filter achieved a fo = 70 MHz and a THD = 60 dB while consuming 43.67 mA with VDD = 0.6 V. 
Both time domain designs consume significant power for the designed filter’s fo and measurement 
results showed that tones at the switching frequency appear due to imperfect cancellation of the 
clock phases [60]. 
This chapter presents an enhanced LV fully-differential (FD) OTA with feedforward gain-
boosting, an adjustable output stage, unity-gain frequency (UGF), and power consumption. The 




MHz, 666 MHz, and 759 MHz while using VDD = 0.6 V, and consumes 1.48 mW, 2.36 mW, 3.48 
mW, and 5.27 mW of power dissipation, respectively. The proposed OTA was used to implement 
a LV 4th-order active-RC Butterworth LPF capable of a fo up to 160 MHz, with a THD of 63.2 
dB, a signal-to-noise and distortion ratio (SNDR) of 54.63 dB, a 1 dB compression point (P1dB) of 
+7 dBm, and 520 μVRMS integrated noise over the filter’s bandwidth (BW), while consuming 23.77 
mA from VDD = 0.6 V. 
LV OTA designs with smaller technologies also benefit from the proposed LV OTA 
transistor-level architecture. Due to transistors’ intrinsic gain decreasing as channel-lengths are 
reduced, high-gain OTA architectures without using cascodes are desirable. If the desired gain is 
still not achieved due to the transistors’ intrinsic gain decrease, cascading two of the proposed 
OTAs, at the expense of UGF, may be a possible solution to explore. 
Additionally, the advantages of higher speed at lower nodes, along with the proposed LV 
OTA may enable active-RC filter implementations with BWs higher than the ones presented here. 
The chapter is organized as follows. Subsection 2 presents the proposed LV OTA and LV 
filter. Subsection 3 discusses circuit implementation. Measurement results are shown in subsection 
4, and finally conclusions are given in subsection 5. 
 
5.2 Proposed Low-Voltage Structures 
5.2.1 Proposed LV Active-RC Filter 
State-of-the-art LV filters in the literature [17, 60, 73, 74] usually target low-fo applications, 
i.e., less than 20 MHz. Higher fo is achieved at a high power consumption and complexity [62]. In 
addition, these filters have fixed fo, whereas current [75, 77] and future [76] communication 




would also save power and area. Although a sub-1V Gm-C open loop filter achieved high fo [51], 
closed-loop filter architectures are often preferred because they offer better linearity over open-
loop ones [62, 74]. To achieve these specifications, the filter requires, at the system level, a 
configurable fo and, at the transistor level, a LV OTA architecture with high gain, high UGF, and 
power that can be properly adjusted such that both the power and UGF are decreased when required 
to keep power efficiency high. The proposed LV OTA meets all of these criteria, which are not 
unique to filters, and is used as the active component inside a prototype active-RC filter to prove 
the LV OTA’s versatility. Although, the proposed LV OTA is used to implement a filter with 
specific fo requirements, its implementation and design can be used, by those skilled in circuit 
design, to particularly tailor it to specific frequencies other than the ones shown here for 
demonstration purposes. 
The filter is implemented with two active-RC Tow-Thomas biquads in cascade as shown 
in Fig. 61, where the component values for the fo-selection resistor (RO) and fo-selection capacitor 
(CO) for each fo step are given inside the table located in the upper right side corner of Fig. 61. The 
filter’s transfer function for a 4th-order Butterworth response was used, and the coefficients were 








Fig. 61: FD LV 4th-order Butterworth filter implementation 
 
 
The Tow-Thomas biquad architecture was preferred over other biquad implementations as 
it offers independent control between the filter’s Q and fo. The filter’s fo is programmable from 
20/40/80/160 MHz, where RO is implemented as a resistor bank, whose values are 4/2/1/0.5 kΩ at 
each step, and is controlled digitally to select the proper filter’s fo. The resistors that determine the 
filter’s Q, Q1RO and Q2RO, are also scaled properly with RO to keep the Q constant. The same 
control signal adjusts the OTA’s power and output impedance to drive the different resistors at 
each fo step. Each capacitor, CO, is implemented as a 4-bit binary weighted capacitor bank used to 
fine-tune the filter’s fo and compensate for process variations after fabrication. On-chip tuning 
techniques for filter’s RC time constants can be found elsewhere [17, 73, 78, 79]. The filter’s 
capacitor, CO, has a nominal value of 2 pF and can be increased/decreased in 100 fF steps to fine-
tune the filter’s fo. The biquads were ordered such that the first biquad has a Q1 of 0.54 and the 
second a Q2 of 1.3 to maximize the dynamic range (DR) [22]. 
Each biquad uses two OTAs to form a second order filter. These OTAs add non-idealities 
to the filter’s transfer function due to their limited dc gain, finite gain-bandwidth product (GBW), 




Q-enhancement [80] in the filter thereby changing the filter’s magnitude response as discussed in 






























where Qd, A0, and f3dB are the filter’s designed Q, OTA’s dc gain and 3 dB BW, respectively. 
Fig. 62 shows a plot of (111), where Q-enhancement in percentage is shown for different 
fo/GBW ratios and Qs. It can be observed from (111), that small fo/GBW ratios are desired if QEff 
is to be kept within a small percentage deviation from Qd, and that the higher the Qd, the smaller 
the fo/GBW ratio is required. However, for high fo filters the fo/GBW ratio is limited by power 
consumption, and ultimately, the technology’s speed limit. Techniques to mitigate these effects, at 
the system level, such as passive and active compensation are discussed in [22, 80-82], where [82] 
discusses the advantages and disadvantages of each approach. To keep power consumption low, 
passive Q-enhancement compensation was used in this work to counterbalance the OTA’s finite 
GBW, which was the same approach used by [82]. In passive compensation, each biquad’s Qd was 
intentionally implemented with a lower value to compensate for Q-enhancement introduced by 
finite GBW limitations. The starting point for the Q values, for the first and second biquad, were 
determined by using (111) along with the simulated OTA’s fo/GBW. Simulations were performed 






Fig. 62: Q-Enhancement (%) as a function of fo/GBW ratio for different Qs 
 
 
One of the advantages of changing the filter’s fo via a resistor bank is that the filter’s tuning 
range after fabrication, determined by the capacitor bank, is constant independently of the filter’s 
fo. Another advantage is that resistors occupy less area compared to capacitors. The drawbacks are 
that resistor’s matching is worse compared to capacitor’s matching, and that low resistor values 
require an OTA with low output impedance. Matching was addressed by good layout techniques 
as explained in subsection 3.5. To achieve programmable low output impedance, the OTA was 
designed to have an output stage that is controlled by the filter’s fo control signals, as discussed in 
subsection 2.1. This programmable output stage saves power and improves performance, as 





5.2.2 Filter’s Low-Frequency Noise 
The FD 4th-order Tow-Thomas biquad filter’s low-frequency output noise spectral density 
is given by (112), where k, T, Q1, Q2, and v
2
n,in,OA are the Boltzmann constant, temperature in 
degrees Kelvin, first biquad’s Q, second biquad’s Q, and OTA’s input referred noise, respectively. 
The following assumptions were made: 1) All OTAs in Fig. 61 are the same, and 2) the filter’s 
gain is 0 dB or 1 V/V. Details of the derivation can be found in the appendix B. 
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Following (112), the higher the Q, the better the low-frequency noise performance for this 
particular biquad implementation. However, a higher Q means more high-frequency noise being 
integrated around the filter’s fo. In general, and similar to other biquad implementations, the total 
integrated noise increases with Q. In addition, Q is a parameter determined by the system level 
requirements and the desired filter’s response. Therefore, in order to decrease noise, low resistor 
values and low noise OTAs are required. 
 
5.2.3 Proposed LV OTA 
Cascode structures are not reliable due to the LV supply, VDD = 0.6 V, used in this design. 
Cascading gain stages adds additional poles that may limit the maximum achievable OTA’s UGF 
and phase margin (PM). It also increases power consumption, requires complicated compensation 





The proposed LV FD OTA, whose small-signal model is shown in Fig. 63, consists of two 
gain stages, GMA and GMB, RC frequency compensation, implemented by RM1 and CM1, and two 
local CM feedback (CMFB) loops. Fig. 63 shows the first stage’s transconductance (GMA) and 
output impedance (ROA), second stage’s transconductance (GMB) and output impedance (ROB), first 
CMFB loop’s transconductance (GCM1), first CMFB loop’s CM sense capacitors (CCM1) and 
resistors (RCM1), second CMFB loop’s transconductance (GCM2), and second CMFB loop’s CM 




Fig. 63: Proposed LV OTA small-signal model 
 
 
Only two gain stages were used to minimize power consumption and simplify the OTA’s 
compensation complexity. This allowed the OTA’s compensation, addressed in subsection 3.4, to 




achieve a desired dc gain, higher than 60 dB at VDD = 0.6 V, GMA is implemented with an enhanced 
and compact LV gain-boosting transistor-level implementation, discussed in detail in subsection 
3.1. The second stage, GMB described further in subsection 3.2, is a programmable output stage 
that is configured to drive different low impedance resistive loads. These resistive loads determine 
the filter’s fo as explained in subsection 2.1. As sections of GMB are turned ON/OFF, for different 
loads, the power consumption is kept low relative to the required filter’s fo. The next paragraphs 
describe this paper’s proposed OTA individual stages (Fig. 63) in more detail. 
The first stage, GMA, is a high-gain FD OTA using feedforward gain-boosting and a local 
CMFB loop implemented through sense resistors (RCM1) and a CMFB amplifier (GCM1). The gain-
boosted stage was designed such that it contributes to the majority of the gain. The FD high-gain 
OTA’s small-signal representation is shown in Fig. 64, where the single-ended version is shown 
for illustration purposes. Additionally, gm1, gm2, and gm3 are the transconductances of the first, 
second, and third OTA, respectively. Ro1, Ro2, and Ro3 are the output resistances seen by gm1, gm2, 
and gm3, respectively. C1 and C2 are the capacitances seen by gm1 and gm2, respectively.  
The high-gain OTA used in the first stage, GMA in Fig. 63, consists of two paths. The upper 
path formed by gm2 and gm3, and lower path formed by gm1. This creates a high-gain high-BW 
amplifier with a dc gain equivalent to a conventional two-stage amplifier but without the two low 
frequency poles, as previously reported in [83-85]. Therefore, the small-signal operation mode is 
different from those previously discussed, whose implementations require one or more 







Fig. 64: GMA’s single-ended small-signal representation 
 
 
For the proposed design, the dominant pole is placed at GMA’s output, instead of one of its 
internal nodes, by the Miller compensation capacitor around GMB. Subsection 3.4 discusses 
stability and compensation, and subsection 3.1 presents an enhanced LV transistor-level 
architecture that implements GMA’s transfer function by reusing the active load of a single 
differential pair as an additional gain stage. 
GMA’s small-signal transfer function is given in (113), where A0,GMA, ωz1,GMA, ωp1,GMA, and 
ωp2,GMA are GMA’s dc gain, zero, first and second pole, respectively. The effective transconductance 
has been increased by an additional gm1, compared to a two-stage amplifier, thereby boosting the 
dc gain while only having one low-frequency pole. This implementation also introduces a pole and 
a zero that are located at higher frequencies compared to the dominant pole. The additional pole 




cancelled perfectly compared to other feedforward compensation approaches [83-85]. GMA’s 
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The second stage, GMB in Fig. 63, is a programmable output stage with its own CMFB 
loop, formed by sense resistors, RCM2, and a CMFB amplifier, GCM2. GMB’s simplified single-ended 
representation is shown in Fig. 65, where GMB1, GMB2, GMB3, and GMB4 are the four different 
sections implemented by four class-A gain stages in parallel; M6a, M6b, M6c, and M6d are the 
NMOS gain devices;  I7a, I7b, I7c, and I7d are the bias currents for M6a, M6b, M6c, and M6d, 
respectively. The output stage drives the filter’s passives; therefore, it requires low output 
impedance and enough current to drive the filter’s resistors and capacitors for large signal 
operation without distortion.  
The system level implementation requires the filter to switch between four different resistor 
values, 4/2/1/0.5 kΩ, to adjust the filter’s fo between 20/40/80/160 MHz, respectively. Therefore, 
GMB’s output impedance is modified accordingly to drive the different resistances while keeping 







Fig. 65: GMB’s simplified single-ended representation 
 
  
GMB is segmented in four different sections connected in parallel, which decreases the 
output impedance as they are turned ON. As the control signal changes the filter’s fo by decreasing 
(increasing) the resistance, GMB also decreases (increases) its output impedance by turning ON 
(OFF) its segments, as explained in more detail in subsection 3.2. GMB is controlled by the same 
digital signals that control the filter, which allows recycling of the control signals.  
The noise is usually dominated by the first stage [42, 89]; therefore, in the proposed OTA 
only the second stage, GMB, is adjusted to keep the OTA’s input-referred noise constant throughout 
the different configurations. 
The proposed LV FD OTA uses two CMFB loops. In FD implementations, the CMFB 




loop usually consists of the main OTA gain stages, the CMFB sense circuit, and the CMFB 
amplifier. This means that the CMFB loop has at least two additional poles that would complicate 
its design and make stability even harder to maintain for high UGFs. Having only one CMFB, in 
this implementation, creates a system where three gain stages would need to be compensated. 
Good stability for multi-stage amplifiers can be achieved with compensation techniques 
such as those discussed in [72, 86, 87]. However, these techniques usually require extra feedback 
capacitors and would limit the CMFB loop’s BW. Low frequency applications are where these 
techniques find their best use. To achieve good PM and high UGF, two CMFB loops are proposed 
for this OTA instead of one. This comes at the price of additional power and area but relaxes the 
CMFB loop’s design complexity. By splitting the CMFB, only two high gain stages are seen by 
each CMFB loop, which can be stabilized more easily and with less UGF sacrifice compared to 
having three or four gain stages inside the CMFB loop. 
Another drawback of having two CMFB loops is that the offset and mismatch errors from 
the first loop affect the second CMFB loop. Assuming no mismatch or offset, the two CMFB loops 
set the CM output voltages to VCM. However, since mismatch and offset errors exist, the actual 
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Eq. (114) and (115) are expressed in terms of GMA’s CM output voltage (Vcm1), GCM1’s 




both RCM1 resistors (ΔRCM1), GMB’s CM output voltage (Vcm2), GCM2’s input-referred offset 
(Vos,in,GCM2), GMB’s differential output voltage (Vout,Diff), RCM2’s error (ΔRCM2), output resistance 
seen at Vout (ROUT), second CMFB loop gain (ACMFB2), and where ROUT as given by: 
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where RO6 and RO7 are M6’s and I7’s output impedance, respectively. It can be seen from (115), 
that the error from the first CMFB loop affects the second CMFB loop’s CM voltage. Although, 
if ACMFB2 is large enough compared to GMBROUT this contribution can be negligible. 
 
5.3 Circuit Implementation 
5.3.1 Gain-boosted differential pair (GMA) 
GMA’s simplified FD transistor-level and block-level implementation is shown in Fig. 66. 
This FD arrangement implements a high-gain high-BW OTA structure with CMFB, whose small-
signal model is shown in Fig. 64 and described in subsection 2.3. The proposed OTA implements 
three transconductances but without using an extra transconductance stage. This configuration 
recycles the first stage’s active loads, transistors M3, as an additional feedforward gain path, 







Fig. 66: GMA’s simplified transistor-level and block-level implementation 
 
 
GMA’s full transistor-level implementation is shown in Fig. 67. Transconductances gm1, 
gm2, and gm3, from Fig. 64, are implemented by transistor pairs M1, M2, and M3, respectively. Note 
that gm3 is implemented by driving transistor M3 while considering M1 as active load. The gain-
boosted differential pair consists of three NMOS differential pair amplifiers with active loads, one 
serving as the first stage, one as the gain boosting stage, and one as the CMFB stage. An RC 
passive CM sense circuit was used, instead of an active one, to have better linearity at such LV 





Fig. 67: GMA’s transistor-level schematic with gain boosting and first CMFB loop 
 
 
M1 in Fig. 67 represent the main input differential pair NMOS transistors and M3 are PMOS 
devices which form the active loads. The active loads, M3, are differentially driven by the gain 
boosting stage formed by transistors M2 and M4, which form the second NMOS differential pair, 
gm2 in Fig. 66. This enhanced implementation increases the overall transconductance, as explained 
in subsection 2.3, and allows M3 to act as an additional gain path instead of only as an active load, 
thereby increasing the small-signal gain without using extra transistors. The first stage’s dc gain 
function is given by (117). 
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where gm1, gm2, and gm3 are transistor’s (M1-M3) transconductance; go1, go2, go3, and go4 are 
transistor’s (M1-M4) output conductance; Ro1, Ro2, Ro3, and Ro4 are transistor’s (M1-M4) output 




CM sense resistors, RCM1, and CM capacitors, CCM1, form the passive CMFB sense circuit. 
In Fig. 67, transistors MCM1 and M5 form the CMFB amplifier, who fixes the first stage’s CM 
output voltage tfo the VCM provided by an external reference voltage source, VCM = VDD/2 = 0.3 
V in this design. The CMFB loop is stabilized by Miller compensation through CC1. This sets the 
dominant pole at the sensing point. Additional high frequency zeros are introduced with RC1 in the 
Miller compensation network, and with CCM1 in the CM sense network. These zeros are required 
due to the high UGF required for the CMFB loop and to compensate the parasitic poles at VCMFB1 
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where gmcm1, gm4, RO,VCMFB1, Cgg,M4, and Cgg,M3 are transistor’s (MCM1 and M4) transconductance, 
output impedance at node VCMFB1, and transistor’s (M3 and M4) gate capacitance. 
The CMFB loop passive’s values are RCM1 = 200 kΩ, CCM1 = 0.3 pF, RC1 = 4.4 kΩ, and 
CC1 = 1 pF. RCM1 was selected such that it only causes a 4% gain degradation in the first stage gain 
due to loading. CCM1, RC1, and CC1 were selected based on simulations to have the first CMFB 
loop’s PM higher than 60°, in the worst-case scenario. MB1-MB4 form conventional current biasing 
transistors since cascode current sources are impractical, due to the LV supply operation, and were 
avoided. The gain-boosted stage, GMA,  consisting of M1, M2, M3, and M4, achieves a dc gain of 
46 dB, and consumes 540 μA from a VDD = 0.6 V, where 240 μA are from the main stage, 240 μA 




5.3.2 Output stage (GMB) 
GMB, shown in Fig. 65, is a FD class-A programmable gain stage. It consists of four 
segments of a common source NMOS amplifier topology, formed by transistors M6 and M7, as 
shown in Fig. 68. Each segment is switched ON/OFF, in discrete steps, based on the filter’s fo 
requirements. Since the filter’s fo is changed by increasing or decreasing the filter’s resistor values, 
GMB is also modified to decrease or increase its output impedance and bias current. This allows to 
save power as the filter’s fo is decreased without sacrificing performance at high fos.  
GMB shares the same control signals as the filter’s resistor banks. During the OFF condition, 
transistors M6 and M7 are tied to ground (GND) and VDD, respectively, and their gates are 
disconnected from the circuit by an open or high impedance switch. During the ON condition, 
M6’s and M7’s gates are connected by closing the switch between gate-and-bias, and gate-and-
signal, respectively, and opening the VDD and GND switches. To match the delay between GMB 
sections, dummy switches that are always ON were added to the gates of the fo = 20 MHz section, 
which is always active. The GMB increments were chosen to keep the dc gain constant as RO is 








Keeping the dc gain constant helps to keep the filter’s dc gain constant regardless of fo. 
GMB, without including its CMFB amplifier, consumes 1.48, 3.33, 5.18, and 8.15 mA for fo = 20, 
40, 80, and 160 MHz, respectively. 
GMB introduces a non-dominant pole, given by GMB/CO, into the OpAmp. Due to process 
variations this pole can vary widely and compromise the stability of the OpAmp, i.e. having a 
small GMB due to a slow corner for NMOS transistors. For this particular architecture, two 
approaches can be used to address this problem. One is to design GMB such that it will work even 
at the worst-case corner. This implies guaranteeing the minimum required GMB during all corners 
such that the non-dominant pole does not affect its performance beyond what is desired. The 
drawbacks are larger area and power consumption for typical corners. However, no additional 
control circuitry or tuning is needed. 
The second approach takes advantage of the fact that there are two CMFB loops. The first 
CMFB loop can be controlled independently of the second CMFB, therefore adjusting the first 
CMFB loop’s VCM to compensate for changes in GMB. For example, in a slow NMOS corner, the 
VCM voltage can be increased to increase the effective GMB. The drawback is that an additional 
loop to control this voltage is needed, if a fully integrated solution is required. For this prototype, 
the two CMFB voltages were adjusted externally, and independently of each other. 
The second CMFB stage is more complex than the first CMFB due to the varying resistive 
and capacitive load seen by the second CMFB, due to the programmable GMB, which is required 
for the different fo steps. The second CMFB loop, shown at the right side of Fig. 68, consists of 
programmable CM sense resistors, RCM2, CM capacitors, CCM2 = 200 fF, and an NMOS differential 
pair with an adjustable bias current as the second CMFB amplifier. The second CMFB loop’s 
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where gmcm2, gm7, RCM2, CCM2, CC2, Cgg,M7, Cgg,MCM2, RO,VCMFB2, and RO,VOUT are the transistors’ 
(MCM2 and M7) transconductance, second CMFB loop CM sense resistor and capacitor, second 
CMFB loop compensation capacitance, transistors’ (M7 and MCM2) gate capacitance, and 
resistance seen at nodes VCMFB2 and VOUT, respectively. In addition, parameters in bold are those 
changing as different sections of GMB and RCM2 are being turned ON/OFF, and as the second 
CMFB circuit’s bias is adjusted. The change in gm7RO,VOUT, numerator of (119), is ignored since 
M7 was designed to keep the product constant independently of RO,VOUT.  
The second CMFB loop’s dominant pole is located at CMFB amplifier’s output, node 
VCMFB2 in Fig. 68. This is a high impedance node that forms a pole with M7’s parasitic gate 
capacitance, Cgg,M7, and compensation capacitor, CC2 = 400 fF, which is required to stabilize the 
CMFB loop when fo = 20 MHz and capacitance Cgg,M7 is at its minimum. As GMB’s sections are 
turned ON, the CMFB loop’s dominant pole decreases due to the extra Cgg,M7 introduced by the 
additional M7 sections. This decreases the CMFB loop’s BW, and therefore, its UGF as the filter 
increases its fo, decreasing the output stage’s CM noise rejection. For that reason, the second 
CMFB amplifier increases its bias current as each section is turned ON, i.e. increasing gmcm2, in 
order to increase the CMFB loop’s BW and maintain good high-frequency CM noise rejection.  
The two nondominant poles are located in the sense point at MCM2’s gate and at the OTA’s 
output. The latter is located at higher frequencies due to the OTA’s low-output impedance, and as 




The CM sense resistors, RCM2, and CMFB NMOS transistor input pair’s, MCM2, gate 
capacitance form a parasitic pole that decreases the CMFB loop’s PM. As the filter increases fo, 
by decreasing the main filter’s resistors, RCM2 also needs to be decreased to push the parasitic pole 
to higher frequencies, and improve the second CMFB loop’s PM as the CMFB loop’s UGF is 
increased. RCM2 is implemented with resistor banks and designed to always be 10x of RO, or 
40/20/10/5 kΩ, respectively for each fo increment. This is to improve the second CMFB loop’s PM 
without excessively loading the OTA’s output node. CCM2 and RCM2 form a zero that boosts the 
PM and moves with the nondominant pole at MCM2’s gate with the decrease in RCM2.  
GMB achieves full programmability that tracks the system level filter’s requirements, which 
maintain high performance for high fos and save power for low fos. RCM2’s control signals are the 
same ones that control the filter’s RO and GMB sections, so no additional control overhead is 
required. The second CMFB amplifier consumes 15, 30, 45, and 75 µA from a VDD = 0.6 V when 
the filter’s fo is 20, 40, 80 and 160 MHz, respectively. 
 
5.3.3 OTA’s Input-Referred Noise and Offset 
The proposed OTA’s input referred noise and offset are analyzed in this section. The 
following assumptions have been made to simplify the analysis: 1) GMB’s noise and offset have 
been neglected, since when input-referred, they are divided by the first stage’s gain and become 
less significant compared to the first stage’s noise and offset; 2) The noise contribution from bias 
transistors and CM circuits, with the exception of CM resistors, has been neglected. This is because 
due to the fully differential implementation those noise sources are CM signals and will produce 
no differential output [42].  













   (120) 
 
where gm4 and γ are M4’s transconductance and noise coefficient, respectively. It can be observed 
from (120) that the dominant source of noise is due to transistors M2 and M4 in the gain boosting 
stage. This is because their current noise is amplified to the output by M3’s transconductance and 
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where the first term is the noise contribution of M2 and M4, the second term is the inverse gain of 
the gain-boosting stage, and the third term is GMA’s output impedance. As it can be observed in 
(121), the proposed OTA’s noise is dominated by the transistors in the gain-boosting stage. Full 
derivations for both (120) and (121) can be found in appendix C. 
The simulated OTA’s integrated input-referred noise is 9.74 μVRMS for all configurations. 
This confirms what was previously discussed in subsection 2.3 that changing the OTA’s GMB 
configuration does not affect the input-referred noise. Nevertheless, the overall filter’s noise does 
change since the integration BW increases. It is important to notice that the increase in BW is 
obtained by decreasing in half RO, therefore the noise due to the passive components stays 




To calculate the differential offset, it was assumed that all devices follow the square-law 
model for the current, and that there is no channel-length modulation. The procedure followed by 
[89] was used for the proposed LV OTA’s input-referred offset derivations, as with noise, only 
GMA was considered. It was assumed that the main contributions to offset were mismatch variations 
in threshold voltage (ΔVTN/P), gate-to-source voltage (ΔVGS), and size (ΔW/L) between matched 
transistor pairs. First, the current offset at the first stage’s output, Vo1
+ and Vo1
− in Fig. 67, due to 
transistors in the main stage and gain-boosting stage was obtained. The obtained output current 
offset was then input-referred by dividing it by GMA, where GMA is the first stage’s 
transconductance and is given in (117). Following the above procedure and after some 
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where ΔVTN1 and (ΔW/L1)/W/L1 are the threshold voltage (VT) mismatch and size mismatch ratio 
in M1; ΔVTN2 and (ΔW/L2)/W/L2 are the VT mismatch and size mismatch ratio in M2; |ABoost| is the 





represent standard deviations [89]. It can be observed from (122) that the mismatch from the gain 
boosting stage’s input pair, the second term in the right side of (122), is the dominant source of 
input-referred offset. This comes from the fact that its mismatch is multiplied by (gm3|ABoost|/GMA)
2, 
which is close to one, whereas the offset from the first stage is multiplied by (gm1/GMA)
2, which is 




ratio, the dominant one comes from the VT mismatch [90]. In order to decrease the VT mismatch 
by half, the area has to increase by four times [90]. 
 
5.3.4 OTA’s Compensation 
Miller compensation was used for stabilization purposes between GMA and GMB, as shown 
in Fig. 63. Miller compensation was used since it does not require additional active circuitry, which 
saves power. CM1 and RM1 are 7.4 pF and 320 Ω, respectively. CM1 uses the Miller effect to create 
a dominant pole at GMA’s output, while pushing the nondominant pole, at GMB’s output node, to 
higher frequencies. RM1 is used to move the right-half plane zero, created by CM1, to the left-half 
plane in order to improve PM. The simulated gain and phase vs. frequency, for all four OTA 
configurations, is shown in Fig. 69. The overall OTA’s differential transfer function, including the 
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where ROUT and CO are the resistance, including loading from RO, and capacitance seen at the 
OTA’s output node. Parameters in bold are those that change as different configurations are used, 
the GMBROUT product is ignored since, by design, it remains constant and is independent of the 




Fig. 69: Simulated OTA’s gain and phase versus frequency 
 
 
Including loading effects due to RO and CO, the OTA achieves a constant dc gain of 66 dB, 
a maximum UGF of 759 MHz, a minimum PM of 28°, and consumes a maximum power of 5.27 




transconductances, the calculated pole and zero locations as given by (124), and the calculated 
UGF as given by (127). A minimum acceptable PM of 12° was found in [78] to be the minimum 
required PM for the Tow-Thomas biquad with a Q = 1.3 and fo/UGF = 0.21, which represents the 
worst-case scenario. Therefore, an OTA’s PM of only 28° has enough stability margin for the 
Tow-Thomas filter implementation with Butterworth response to be stable. In this design, some 
margin was added to account for additional phase degradation after layout and fabrication. 
 
 
Table 16: OTA’s simulated ac characteristics and calculated poles and zeros 
 
1 Including both CMFB circuits 
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which is only valid for transfer functions of the form as given by (123). The approach used to 
arrive at (125) can be found in appendix E. To mathematically explain the UGF effect, the poles 
and zeros as given in (124) are used into (125) to obtain: 
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which is valid as long as GMB > 1/RM1. By increasing GMB when additional GMB sections are turned 
ON, the UGF is increased without changing the dominant pole’s location. This can be observed in 
Fig. 69, where the dominant pole remains constant but the UGF is increased from 330 MHz to 759 
MHz, as additional GMB sections are turned ON. As GMB is increased, the UGF increases due to 
the third pole, given by ~ GMB/CO, moving to higher frequencies. It is important to notice that in 
this design, the GBW, given by GMA/CM1, remains constant but the UGF, determined by the 
location of the nondominant poles and zeros, is modified as the third pole is pushed to higher 
frequencies for increasing GMB. In this design, RM1 is used to move the right-half plane zero to the 
left-half plane in order to improve stability, which can be achieved as long as RM1 > 1/GMB. 
However, as the zero goes to even lower frequencies, by further increasing RM1, the UGF increases, 
see (127), and by consequence the PM decreases. On the other hand, as GMB increases the impact 
of RM1 on UGF and PM decreases, relative to the impact of the change in GMB itself. This can be 
observed mathematically if the derivatives of ωUGF and ωz2 with respect to GMB and RM1 are 
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For this reason, a fixed RM1 was used for all configurations to save additional circuitry and 
complexity required for a tuning scheme for RM1 that would not be as effective. In this design, 
RM1’s value was selected primarily considering the case for the lowest GMB, i.e. fo = 20 MHz, and 
simulations were performed to verify that its impact on the other configurations was not 
detrimental. This is not to say that RM1 has no effect on UGF or PM even at the higher frequencies, 
other designers may still adjust RM1 for better UGF/PM performance at each configuration if the 
additional circuitry and time are available. 
As the filter’s fo is increased, the fo/UGF ratio, shown in Table 16, also increases creating 
additional Q-enhancement for higher frequencies. This can be solved by further increasing GBW, 
i.e., increasing GMA or decreasing CM1, along with increasing GMB to further increase the UGF. 




power efficient. The approach used in this design was to lower the Q resistors’ value at the system 
level, as fo is increased, to compensate the Q-enhancement introduced by the OTA’s UGF. 
 
5.3.5 Filter’s Passive Components 
Each resistor and capacitor inside the proposed filter in Fig. 61 are implemented via a 
resistor and capacitor bank. In the resistor banks, shown in Fig. 70’s left side, all unit resistors 
have the same width so that they can be matched in layout. All resistor banks are implemented the 
same way, both the main resistor and the Q resistors, the only difference is the resistance value. 
The switches control the effective filter’s resistor, RO, which determine the filter’s fo. The resistors 
that determine the filter’s Q also scale down with changes in RO as to keep the Q constant. The 
value of every resistor for the different fos, including the switch resistance, is given in Table 17. 
As explained previously in subsection 2.1, passive compensation was used to counteract the Q-
enhancement effects due to the filter’s fo/GBW. The designed Q, Qd, for each of the fos is decreased 
as fo is increased, as shown in Table 17. This is done by decreasing the value of Qd until simulations 
match the QEff with the desired one. Therefore, the values for Qd presented in Table 17 lead to the 
desired Qs for both biquads, Q1 = 0.54 and Q2 = 1.3, respectively. 
Each switch is implemented with an NMOS transistor that is controlled by an external 1.2 
V supply to keep low resistance even with large signal swings. All the switches’ parasitic 
capacitance, per resistor bank, amounts to 60 fF and does not contribute to added phase shift in the 
frequencies of interest. In more compact solutions, this supply can be integrated on-chip by using 
a low power charge pump or additional source since it only drives gates which do not consume 
quiescent power. The resistor bank can be configured between 4, 2, 1, and 0.5 kΩ, which 




among differential resistors, as well as transistor pairs for that matter, is critical for even order 
linearity cancellation [89].  
The right side of Fig. 70 shows the layout for each resistor pair in the FD filter, where the 
letter ‘D’ represents a dummy resistor. All resistor pairs were put in close proximity in the final 




Fig. 70: Resistor bank implementation and layout 
 
 






The capacitor bank was implemented with a 4-bit binary weighted array as shown in Fig. 
71. The nominal value, at the midway point in the binary code, was designed to be 2 pF. To 
implement the capacitor bank, a combination of metal-oxide-metal (MOM) comb structures below 
metal-insulator-metal (MIM) capacitors was used to save area. The MIM capacitors’ bottom plates 
were all connected to the OTA’s low-impedance output node. This was to prevent the MIM 
capacitor’s bottom plate parasitic capacitance from contributing to the parasitic pole at the OTA’s 
input once the OTA is connected in feedback. After fabrication, this capacitor bank can tune 
deviations in the RC time constant in steps of ±100 fF. The capacitor bank also allows for a 
constant −40/+35% fo tuning in the filter regardless of the fo being used. Similar to the resistor 
arrays, the capacitors were laid out in pairs and put in close proximity so that variations between 
the capacitors are minimized. Similar to the resistor banks, the switches that control the capacitor 








Fig. 71: Capacitor bank implementation and layout 
 
 
5.3.6 Filter’s Frequency and Step Responses 
The 4th-order Butterworth filter can be configured for an fo = 20/40/80/160 MHz. The 
filter’s simulated ac frequency response for all fos is shown in Fig. 72. The simulated fos are at 19.7 
MHz, 39.47 MHz, 79.5 MHz, and 154.7 MHz, also no peaking is observed in the frequency 
response. The capacitor bank, discussed previously in subsection 3.5, adjusts fo after fabrication. 
To test the filter’s transient behavior, a small input transient step, Vin,diff = 0.1 V, is applied. The 






















5.4 Experimental Results 
The 4th-order active-RC LV Butterworth LPF, using the proposed LV OTA, was fabricated 
in a CMOS 130 nm process through MOSIS. The NMOS and PMOS transistors have a VT of 150 
mV and 170 mV, respectively. Due to the LV constraints all transistor’s saturation voltage (Vdsat) 
are equal or lower than 100 mV. The filter’s passives and LV OTAs occupy 0.066 mm2 and 0.192 
mm2, respectively, for a total chip area of 0.236 mm2. The chip’s microphotograph is shown in 
Fig. 75. The designed filter’s fo can be changed between 20/40/80/160 MHz, where fo’s control 
bits were implemented at the PCB level. However, in a complete system these signals would be 







Fig. 75: 4th-order LV LPF microphotograph 
 
 
The filter consumes a total of 5.56/10.6/15.64/23.77 mW when fo = 20/40/80/160 MHz, 
respectively, with VDD = 0.6 V. Two external voltage references are used for both VDD = 0.6 V 
and VCM = 0.3 V. The filter’s measurement test-bench is shown in Fig. 76, where the input balun 
is used to convert the input signal from single ended to a FD signal. To decouple the dc voltage 
between the filter and the external 50 Ω FD output buffer, ac coupling capacitors are used at the 








Fig. 76: 4th-order LV LPF measurement setup 
 
 
The filter’s frequency response for all four fo configurations is shown in Fig. 77, where the 
input voltage used was a 100 mV peak-to-peak sinusoidal signal measuring between Vin
+ and Vin
− 
in Fig. 76. The binary word, which is controlled by off-chip digital signals, for the capacitor banks 
at each fo configuration is ‘0111’, ‘0111’, ‘0101’, and ‘0010’ for 20/40/80/160 MHz, respectively. 
The filter’s high-frequency fo configurations were more susceptible to CO’s parasitic capacitance, 
and therefore, CO was decreased as the high-fo configurations were used. Some peaking can also 
be observed in the frequency response, see Fig. 77, for fo = 160 MHz around the filter’s fo. The 
response peaks up to 3 dB above the desired gain, 0 dB, which is caused by Q-enhancement, 
described in subsection 2.1, due to a decrease in OpAmp’s PM due to process variations. Active 
Q-tuning calibration schemes present in the literature, [91-94], can be used to compensate for this 







Fig. 77: Proposed LV filter’s simulated (solid lines) and measured (marked lines) frequency 
response. VDD = 0.6 V, VCM = 0.3 V, and Vin,pk-pk = 0.1 V. 
 
 
The tuning range for each configuration is shown in Fig. 78, where only the maximum, 
minimum, and nominal fo configurations are shown. This tuning range only needs to cover 
component variations and other PVT effects, it was not designed to be a continuous tuning scheme 
but a way to tune fo to its predetermined value. The highest frequency configuration, fo = 160 MHz, 







Fig. 78: Capacitor bank’s tuning range: minimum (C=1111’b), maximum (C=0001’b), and 
nominal fo. VDD = 0.6 V, VCM = 0.3 V, and Vin,pk-pk = 0.1 V. 
 
 
To measure the filter’s dynamic performance along with THD, SNDR, spurious-free DR 
(SFDR) and P1dB, a test input sinusoidal signal at 2/4/8/16 MHz, for fo = 20/40/80/160 MHz, 
respectively, was increased in magnitude. Fig. 79 shows the measured dynamic performance where 
the THD at full-scale voltage (FSV) is 66.17/60.6/61.65/50.7 dB, SNDR = 59.26/55.59/54.4/45.37 
dB, SFDR = 66.55/60.7/61.83/50.71 dB, and P1dB = 6.96/7/6.81/4.26 dBm, for fo = 20/40/80/160 
MHz, respectively. The results are plotted against the differential input voltage (Vin) expressed in 
dBm. The measured peak-to-peak differential value of Vin was used to mathematically convert to 
dBm as if a 50 Ω impedance was present, although no 50 Ω impedance is seen at Vin. This allows 
for an easy comparison between other works, [62, 74], where Vin is shown in dBm. 
SNDR is calculated as the ratio between the output voltage and the root-sum-square of the 














The proposed filter’s performance metrics for all fo configurations are shown in Table 18. 
The filter is noise limited by passive’s noise at the low fo configurations, 20 and 40 MHz; its noise 
is equally split between passive’s and OTA’s noise for fo = 80 MHz, and dominated by the OTA’s 




Fig. 79: Proposed LV filter’s measured dynamic performance: THD (dB), SNDR (dB), SFDR 
(dB), and P1dB (dBm) vs. Vin (dBm). VDD = 0.6 V, VCM = 0.3 V, and fin = 2/4/8/16 MHz for fo = 




Table 18: Measured filter’s performance summary for different fos 
Technology (nm) 130 
Area (mm2) 0.236 
Order-Type 4th-Butterworth 
Topology Active-RC 
 VDD (V) 0.6 
Filter’s fo (MHz) 20 40 80 160 
Power (mW) 5.56 10.6 15.64 23.77 
Power/BW (mW/MHz) 0.28 0.27 0.20 0.15 
Integrated Noise* (μVRMS) 243 282 359 520 
Intg. Noise/fo (μVRMS/MHz) 12.15 7.05 4.49 3.25 
In-band Frequencies (MHz) 6 + 7 12 + 14 24 + 28 48 + 56 
In-band IIP3 (dBm) +21 +21 +11.3 +9.56 
Out-of-band Frequencies (MHz) 30 + 40 60 + 80 120 + 160 240 + 320 
Out-of-band IIP3 (dBm) +17.4 +12 +10.6 +9.7 
Dynamic Range+ (dB, @1%THD) 64.2 62.2 59.4 51 
Full-Scale Voltage (FSV, % of VDD) 60 48.33 47 26.33 
SNR (dB) @FSV 60.24 57.23 55.3 46.87 
SNDR (dB) @FSV 59.26 55.59 54.4 45.37 
SFDR (dB) @FSV 66.55 60.7 61.83 50.71 
THD (dB) @FSV 66.17 60.6 61.65 50.7 
P1dB (dBm) 6.96 7 6.81 4.26 
* Input referred, from 1 Hz to fo 
+ fin = 2/4/8/16 MHz for fo = 20/40/80/160, respectively. 
 
 
The measured in-band and simulated out-of-band third-order input intercept point (IIP3) 
results are shown in Fig. 80. Similar to Fig. 79, Vin is shown in dBm where the peak-to-peak 
differential value of Vin was used to mathematically convert to dBm as if a 50 Ω impedance was 
present at Vin, even though it was not.  
The in-band and out-of-band IIP3 was measured with a two-tone test for all four filter’s fo 
configurations. The in-band frequencies were 6 and 7 MHz (fo = 20 MHz), 12 and 14 MHz (fo = 
40 MHz), 24 and 48 MHz (fo = 80 MHz), and 48 and 56 MHz (fo = 160 MHz). The measured in-




frequencies were 30 and 40 MHz (fo = 20 MHz), 60 and 80 MHz (fo = 40 MHz), 120 and 160 MHz 
(fo = 80 MHz), and 240 and 320 MHz (fo = 160 MHz). The measured out-of-band IIP3 is 
+17.4/+12/+10.6/+9.7 dBm for fo = 20/40/80/160 MHz, respectively. Table 19 compares the LV 




Fig. 80: Two-tone linearity test: (a) In-band and (b) out-of-band IIP3. VDD = 0.6 V and VCM = 
0.3 V, in-band frequencies are 6 + 7 MHz (fo = 20 MHz), 12 + 14 MHz (fo = 40 MHz), 24 + 48 
MHz (fo = 80 MHz), and 48 + 56 MHz (fo = 160 MHz), out-of-band frequencies are 30 + 40 
MHz (fo = 20 MHz), 60 + 80 MHz (fo = 40 MHz), 120 + 160 MHz (fo = 80 MHz), and 240 + 320 
MHz (fo = 160 MHz). 
 
 
Table 19: State-of-the-art Low-voltage filter’s Performance Comparison 
Parameters [17] [73] [74] [60] [62] This work 
Technology 
(nm) 
180 180 130 90 65 130 
Area (mm2) 0.230 0.290 0.43 0.29 0.38 0.236 
Order-Type 5th-E 5th-C 4th-B 4th-B 4th-B 4th-B 




Parameters [17] [73] [74] [60] [62] This work 
 VDD (V) 0.6 0.5 0.55 0.55 0.6 0.6 
Filter’s fo 
(MHz) 
0.135 0.135 11.3 7 70 160 
Power (mW) 2.6 0.6 3.5 2.9 26.2 23.77 
Power/fo 
(mW/MHz) 
8.15 4.44 0.31 0.41 0.37 0.15 
Intg. Noise 
(μVRMS) 
65* 195.4** 110+ - 365++ 520++ 
Intg. Noise/fo 
(μVRMS/MHz) 




0.04 + 0.06 0.05 + 0.055 3 + 4 - - 48 + 56 
In-band IIP3 
(dBm) 




0.18 + 0.46 0.2 + 0.35 15 + 19 - - 240 + 320 
Out-of-band 
IIP3 (dBm) 




57.7 61 60 61 58 51 
Full-Scale 
Voltage (FSV, 
% of VDD) 
12 - 25 28 73 26.33 
SNR (dB) 
@FSV 
- - - 61.4 55.8 46.87 
SNDR (dB) 
@FSV 
- - 40 58 54.4 45.37 
SFDR (dB) 
@FSV 
- 53.7 - 67.5 65 50.71 
THD (dB) 
@FSV 
40 - 40 60 60 50.7 
P1dB (dBm) - - 0.5 - - 4.26 
* Input referred, integrated from 1 Hz to 150 kHz 
** Input referred, integrated from 1 kHz to 1 MHz 
+ Integration limits unspecified 
++ Input referred, integrated from 1 Hz to fo 
# fin = 100 kHz for [17] and [73], fin = 1 MHz for [74], fin unknown for [60, 62], fin = 2/4/8/16 MHz for fo = 
20/40/80/160, respectively for this work 






The filter’s DR is the ratio between the largest and smallest signals that the filter can 
process.  The smallest signal level is limited by noise and the largest is determined by distortion. 
Usually in filters, the smallest signal level is given by the integrated noise over the filter’s BW. 
However, several different distortion limits are used to determine the largest voltage level. The 
output voltage level where integrated noise equals the third-order intermodulation product (IM3) 
from a two-tone test is used in [56]. The output voltage level where integrated noise equals THD 
is used in [95]. The output voltage level where THD reaches a 0.1 % or 1 % is proposed in [96]. 
For our purposes, the definition for a 1% THD, or −40 dB, is used to determine the filter’s DR. 








  (135) 
 
where Vout,RMS,THD=1% represents the RMS output voltage at a THD = 1 %, and VN,RMS is the RMS 
output integrated noise. 
 The filter’s FSV was determined to be the peak-to-peak input voltage at the maximum 
SNDR, similar to how it was reported in [62]. 
Previously reported filters [17, 60, 73, 74] achieve LV operation but target applications 
with a fo lower than 20 MHz. The work presented in [62] achieves a fo = 70 MHz but with an 
increased complexity due to the switching nature of the implemented OTAs inside the biquads. 
The LV OTA presented in [62] achieves a dc gain of 54 dB and a UGF = 450 MHz with an 




66 dB and UGF = 666 MHz while consuming 3.91 mW per OTA when fo = 80 MHz. This 
represents a 40% reduction in power consumption, with increased gain and UGF.  
The filter achieves better performance for a comparable fo, which is due to an improved 
LV OTA performance compared to the one presented in [62]. The proposed filter also achieves a 
maximum fo = 160 MHz, which is the highest among the state-of-the-art LV active-RC filter 
implementations, and the best linearity and P1dB reported in the literature with significantly less 
power consumption. Depending on the design constraints, better performance can be obtained if 
more power consumption is allowed or a more power-efficient design can be achieved, at the 
expense of linearity and fo. 
 
5.5 Conclusions 
A power-efficient LV FD OTA with high gain and configurable UGF was presented. The 
LV OTA was used to implement a 4th-order active-RC LPF with fo programmability and adaptive 
power consumption.  
The filter’s fo can be selected at 20/40/80/160 MHz via a programmable resistor bank, at a 
VDD = 0.6 V. A binary-weighted capacitor bank is used to adjust for deviations in fo after 
fabrication. The filter uses a Tow-Thomas biquad that allows for independent control of fo and Q. 
The proposed LV OTA achieves high gain and high UGF by using an enhanced high-gain 
transistor-level architecture as the main gain stage, and a power-adjustable output stage.  
The proposed OTA’s frequency response, noise, and mismatch, along with its design in a 
FD LPF are fully described in this work. The LV active-RC filter achieves the highest fo, power 





CHAPTER VI  
CONCLUSIONS 
 
Trends towards miniaturization in CMOS technologies continue with current designs being 
developed at 7 nm nodes at the time of this writing, January 2019, with future plans to have 5 nm 
CMOS nodes. As these processes become more mature and its use more widespread, newer design 
approaches and transistor-level architectures are going to be required. 
This thesis explored two circuits that will most likely still be present and required in future 
designs. One of them, a capacitor-less (CL) low-dropout (LDO) voltage regulator, is at the 
interface between the noisy off-chip supply voltage (VDD) and the on-chip VDD. The other, a low-
voltage (LV) filter or any other sensitive high-performance signal processing circuit, will use this 
clean voltage as VDD to perform its intended operation.  
CL-LDOs are going to be required to provide stable, clean, and low-noise VDDs to sensitive 
analog circuits. Some CL-LDOs would find their way into power management integrated circuits 
(PMICs) to drop the high off-chip voltages into voltages below 1 V for the sensitive on-chip 
circuitry. This LDOs are going to be preceded by an efficient switching regulator that comes with 
switching noise. For that reason, these LDOs are going to require high power supply rejection 
(PSR).  
The CL-LDO’s load is also going to be a dynamic load, one that powers ON only when 
required and stays OFF most of the time to save power and increase system’s efficiency. This type 
of load requires a fast settling time (TS) and small overshoot and undershoot values during load 
transient events at its supply. Therefore, CL-LDOs with fast TS and reaction times are going to be 




As a result of all these demands, CL-LDOs have stringent requirements in terms of PSR, 
TS, efficiency, overshoot, undershoot, noise, and area. All of these requirements are both 
application dependent and load dependent; therefore, no two CL-LDOs are alike. Their design 
requires a deep understanding of the system they are being used, both the supply before them and 
the load after them set the adequate performance metrics required from that particular CL-LDO 
for that particular application. 
Chapter II and III of this thesis addressed the basic design metrics for CL-LDOs and an 
approach for fast TS and high-PSR CL-LDOs, respectively. A CL-LDO with a feedforward VDD 
noise cancellation technique, adaptive bias and compensation were introduced in chapter III. These 
techniques allowed for a fast TS and high PSR CL-LDO that was described, along with design 
equations, transistor-level implementations, and measured results from a fabricated prototype. 
LV high-performance analog systems are going to require novel architectures to maximize 
the capabilities of the speed small technologies provide, along with the high gain required for 
closed-loop systems. 
A circuit that stands to benefit from these advantages are LV fully-differential (FD) analog 
filters. Analog filters, closed-loop ones in particular, are often required in systems that demand 
high linearity, high speeds, configurability, and power-efficiency. These requirements need to be 
met with the current LV VDDs used in state-of-the-art systems. At the time of this writing, VDD ≤ 
0.6 V are gaining traction.  
The main building block, and often the bottleneck, in closed-loop analog filters are 
operational transconductance amplifiers (OTAs) or operational amplifiers (OpAmps). These 




at LVs.  For those reasons, research in novel LV transistor-level OTA or OpAmp architectures that 
can provide with all those characteristics is going to continue to be an active area of research. 
Chapter IV and V of this thesis addressed the state-of-the-art in LV analog filters, and the 
design of a highly configurable, power-efficient high-UGF LV OTA, respectively. The LV OTA 
was used to implement a 4th-order active-RC low pass filter (LPF) with cut-off frequency (fo) 
programmability and adaptive power consumption. This filter, along with design equations, 
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APPENDIX A  
BULK-DRIVEN FEED-FORWARD PSRBW COEFFICIENT DERIVATION* 
 
Derivation of the small-signal model from Fig. 11. KCL is performed at VOUT and VA 
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Using VA into VOUT, and assuming a one pole amplifier for A(s) where the pole is given 
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Solving for VOUT we obtain 
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PSRBW is maximized when the zero introduced by the technique creates a complex 
conjugate with the PSR’s non-dominant zero. It has been assumed that the dominant zero is due to 
the CL-LDO’s dominant low-frequency pole, as in conventional internally compensated CL-
LDOs, and the non-dominant zero is due to MP’s parasitic capacitances. If the dominant PSR zero 
is ignored, the complex conjugate zeros can be derived by starting with the first term in the right-
hand side of (138), the section multiplied by VDD that only includes the zero introduced by the 
feed-forward circuit and the PSR’s non-dominant zero, by solving the quadratic equation arriving 
at (140) or (141). 
 
 




























































































































The PSR zeros are imaginary if 
 

















and the maxima, which increases the PSRBW, is obtained at the point where 
 



















Then using (143) into (144) and solving for K, we obtain (19), repeated below for 
convenience, which can also be expressed as in (145). 
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APPENDIX B  
FILTER’S LOW-FREQUENCY NOISE DENSITY 
 
Only low-frequency noise will be considered in this section. In order to analyze the filter’s 
low-frequency noise spectral density, the single-ended biquad was used as shown in Fig. 81. The 
inversion around the loop is only to maintain negative feedback and is ignored for noise purposes 
since a fully differential (FD) filter was implemented. The following assumptions were made: 1) 










Superposition is used to obtain each individual noise contribution at the biquad’s output. 
Because the gain was assumed to be 1 V/V, low-frequency input and output referred noise can be 
considered almost equal. The noise from the input and output connected resistors goes to the output 
unchanged. The intermediate and Q resistor’s noise is referred to the output by multiplying it by 
the square of the transfer function from V1 to Vout, which is 1/Q. Eq. (146) shows the output noise 
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The FD biquad has twice the number of resistors; therefore, twice the amount of noise occurs. By 
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Considering the two biquads with different Qs, the total noise from the OTAs is given by: 
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By combining (147) and (150), the total low-frequency output noise spectral density for the 4th-
order Tow-Thomas is given by (112), which is repeated below for convenience. 
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APPENDIX C  
OTA’S OUTPUT AND INPUT-REFERRED NOISE CALCULATIONS 
 
The proposed OTA’s output and input-referred noise are analyzed in this appendix. First, 
the following assumptions have been made: 1) GMB’s noise has been neglected, since when input-
referred, they are divided by GMA’s gain and become less significant compared to GMA’s noise; 2) 
The noise contribution from bias transistors and CM circuits, with the exception of CM resistors, 
has been neglected. In FD implementations those noise sources are CM signals and will produce 
no differential output [42]. Fig. 82 shows GMA’s simplified transistor-level schematic used for 
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Using (152) and (153) into (151), we obtain: 
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APPENDIX D  
OFFSET AND MISMATCH CALCULATIONS 
 
To calculate the differential offset, it was assumed that all devices follow the square-law 
model with channel-length modulation effects ignored. A procedure similar to the one used in [89] 
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where squared terms ΔVT
2, ΔVGS
2, and [(ΔW/L)/W/L]2 represent standard deviations. Using (161), 
the output current mismatch due to the main stage (by only considering M1 and M3 in Fig. 67 at 





1 32 2 2 2 2 2GS1 TN GS3 TP




V V V VL L
I g V g V V
W W2 2
L L
         
                                    
         




where ΔVGS1 is zero and ΔVGS3 comes from the VGS mismatch generated at M3’s gate due to 
mismatch in the gain-boosting stage. This ΔVGS3
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Combining (163) and (164) with (162), dividing it by GMA, and after some rearrangement the input 
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Assuming ABoost > 1, gm4/gm2 < 1 and ID2/gm2 < 1, (165) can be simplified to obtain (122), which 
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APPENDIX E  
OTA’S UGF APPROXIMATION 
 
This appendix discusses the approach used to calculate the OTA’s UGF. In general, this 
approach can be used for systems with a complex transfer function, i.e. multiple poles and zeros. 
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which comes from the graphical approach to plot a transfer function. By combining all the left-








0 p1 p2,GMA p3 p4o
2
in z1,GMA z2
A ω ω ω ωV jω
20log =20log
V jω ω ω ω
  
    
   
 (167) 
 
By removing the logarithm from both sides and knowing that the UGF is the frequency at which 
the magnitude of Vo(jω)/Vin(jω) is one we get: 
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Then solving for ωUGF we get (125), repeated below for convenience. 
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